| /NextBSD/contrib/gcc/ |
| HD | fp-test.c | 83 volatile long double D1 = 1.0, D2 = 1.0, D3 = 1.0; variable 182 D1 = -D2; in main() 183 D1 = D2 + D3; in main() 184 D1 = D2 - D3; in main() 185 D1 = D2 * D3; in main() 186 D1 = D2 / D3; in main() 187 D1 += D2; in main() 188 D1 -= D2; in main() 189 D1 *= D2; in main() 190 D1 /= D2; in main() [all …]
|
| /NextBSD/contrib/llvm/tools/clang/lib/AST/ |
| HD | ASTImporter.cpp | 274 bool IsStructurallyEquivalent(Decl *D1, Decl *D2); 307 Decl *D1, Decl *D2); 897 RecordDecl *D2 = Field2->getType()->castAs<RecordType>()->getDecl(); in IsStructurallyEquivalent() local 898 return IsStructurallyEquivalent(Context, D1, D2); in IsStructurallyEquivalent() 994 RecordDecl *D1, RecordDecl *D2) { in IsStructurallyEquivalent() argument 995 if (D1->isUnion() != D2->isUnion()) { in IsStructurallyEquivalent() 997 Context.Diag2(D2->getLocation(), diag::warn_odr_tag_type_inconsistent) in IsStructurallyEquivalent() 998 << Context.C2.getTypeDeclType(D2); in IsStructurallyEquivalent() 1005 if (D1->isAnonymousStructOrUnion() && D2->isAnonymousStructOrUnion()) { in IsStructurallyEquivalent() 1009 if (Optional<unsigned> Index2 = findAnonymousStructOrUnionIndex(D2)) { in IsStructurallyEquivalent() [all …]
|
| /NextBSD/contrib/llvm/lib/Target/Hexagon/ |
| HD | HexagonCallingConv.td | 21 CCIfType<[i64, f64], CCAssignToReg<[D0, D1, D2]>>, 31 CCIfType<[f64, i64], CCAssignToReg<[D0, D1, D2]>>,
|
| HD | HexagonRegisterInfo.td | 93 def D2 : Rd< 4, "r5:4", [R4, R5]>, DwarfRegNum<[36]>; 199 list<Register> Regs = [D0, D1, D2, D3, D4, D5, D6, D7,
|
| /NextBSD/contrib/groff/doc/ |
| HD | grnexmpl.g | 995 7 $cc D2$ 1011 7 $cc D2$ 1269 7 $cc D2$ 1782 7 $cc D2$
|
| /NextBSD/contrib/llvm/lib/Target/ARM/ |
| HD | ARMExpandPseudoInsts.cpp | 358 unsigned &D1, unsigned &D2, unsigned &D3) { in GetDSubRegs() argument 362 D2 = TRI->getSubReg(Reg, ARM::dsub_2); in GetDSubRegs() 367 D2 = TRI->getSubReg(Reg, ARM::dsub_4); in GetDSubRegs() 373 D2 = TRI->getSubReg(Reg, ARM::dsub_5); in GetDSubRegs() 395 unsigned D0, D1, D2, D3; in ExpandVLD() local 396 GetDSubRegs(DstReg, RegSpc, TRI, D0, D1, D2, D3); in ExpandVLD() 401 MIB.addReg(D2, RegState::Define | getDeadRegState(DstIsDead)); in ExpandVLD() 470 unsigned D0, D1, D2, D3; in ExpandVST() local 471 GetDSubRegs(SrcReg, RegSpc, TRI, D0, D1, D2, D3); in ExpandVST() 476 MIB.addReg(D2, getUndefRegState(SrcIsUndef)); in ExpandVST() [all …]
|
| HD | ARMCallingConv.td | 64 CCIfType<[f64], CCAssignToReg<[D0, D1, D2, D3, D4, D5, D6, D7]>>, 83 CCIfType<[f64], CCAssignToReg<[D0, D1, D2, D3, D4, D5, D6, D7]>>, 184 CCIfType<[f64], CCAssignToReg<[D0, D1, D2, D3, D4, D5, D6, D7]>>, 196 CCIfType<[f64], CCAssignToReg<[D0, D1, D2, D3, D4, D5, D6, D7]>>,
|
| HD | ARMCallingConv.h | 169 static const uint16_t DRegList[] = { ARM::D0, ARM::D1, ARM::D2, ARM::D3,
|
| /NextBSD/contrib/llvm/tools/clang/lib/StaticAnalyzer/Checkers/ |
| HD | CStringSyntaxChecker.cpp | 41 if (const DeclRefExpr *D2 = dyn_cast<DeclRefExpr>(A2->IgnoreParenCasts())) in sameDecl() local 42 return D1->getDecl() == D2->getDecl(); in sameDecl()
|
| /NextBSD/contrib/llvm/lib/Target/AArch64/ |
| HD | AArch64CallingConvention.td | 68 CCIfType<[f64], CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 71 CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 104 CCIfType<[f64], CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 107 CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 149 CCIfType<[f64], CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 152 CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7], 208 CCIfType<[f64], CCAssignToRegWithShadow<[D0, D1, D2, D3, D4, D5, D6, D7],
|
| HD | AArch64CallingConvention.h | 37 static const uint16_t DRegList[] = {AArch64::D0, AArch64::D1, AArch64::D2,
|
| /NextBSD/crypto/openssl/crypto/ec/asm/ |
| HD | ecp_nistz256-avx2.pl | 307 my ($D0,$D1,$D2,$D3, $D4,$D5,$D6,$D7, $D8)=map("%ymm$_",(0..8)); 338 vmovdqa 32*2(%rsi), $D2 347 vpsllq \$58, $D2, $T0 351 vpsrlq \$6, $D2, $D2 354 vpaddq $D2, $D3, $D3 361 …vpaddq $D5, $T2, $D2 # out[2] = (in[4] >> (64*2-shift*4)) ^ (in[5] << shift*5%64) ^ (in[6] << sh… 370 vpunpcklqdq $D3, $D2, $T1 # T1 = [D2 C2 D0 C0] 372 vpunpckhqdq $D3, $D2, $T3 # T3 = [D3 C3 D1 C1] 376 vperm2i128 \$0x31, $T1, $T0, $D2 # X2 = [D2 C2 B2 A2] 381 vmovdqa $D2, 32*6(%rdi)
|
| /NextBSD/share/ctypedef/ |
| HD | zh_Hans_CN.eucCN.src | 356 <CJK_UNIFIED_IDEOGRAPH-52D2>;/ 521 <CJK_UNIFIED_IDEOGRAPH-55D2>;/ 932 <CJK_UNIFIED_IDEOGRAPH-61D2>;/ 987 <CJK_UNIFIED_IDEOGRAPH-62D2>;/ 1037 <CJK_UNIFIED_IDEOGRAPH-63D2>;/ 1220 <CJK_UNIFIED_IDEOGRAPH-68D2>;/ 1511 <CJK_UNIFIED_IDEOGRAPH-76D2>;/ 1576 <CJK_UNIFIED_IDEOGRAPH-79D2>;/ 1882 <CJK_UNIFIED_IDEOGRAPH-89D2>;/ 2702 <CJK_UNIFIED_IDEOGRAPH-52D2>;/ [all …]
|
| HD | zh_Hant_HK.Big5HKSCS.src | 296 <CJK_UNIFIED_IDEOGRAPH-52D2>;/ 897 <CJK_UNIFIED_IDEOGRAPH-62D2>;/ 934 <CJK_UNIFIED_IDEOGRAPH-63D2>;/ 1113 <CJK_UNIFIED_IDEOGRAPH-68D2>;/ 1306 <CJK_UNIFIED_IDEOGRAPH-71D2>;/ 1493 <CJK_UNIFIED_IDEOGRAPH-79D2>;/ 1807 <CJK_UNIFIED_IDEOGRAPH-89D2>;/ 2054 <CJK_UNIFIED_IDEOGRAPH-92D2>;/ 2612 <CJK_UNIFIED_IDEOGRAPH-52D2>;/ 3213 <CJK_UNIFIED_IDEOGRAPH-62D2>;/ [all …]
|
| /NextBSD/share/vt/fonts/ |
| HD | vgarom-8x8.hex | 149 00D2:30187CC6C6C67C00 457 05D2:00380C0C1C34E600
|
| HD | vgarom-8x14.hex | 150 00D2:603018001C36636363361C000000 458 05D2:0000001C060606061E3663000000
|
| HD | vgarom-8x16.hex | 150 00D2:603018007CC6C6C6C6C6C67C00000000 462 05D2:00000000380C0C0C0C1C36E600000000
|
| HD | vgarom-16x32.hex | 150 00D2:3C003C000F000F0003C003C0000000003FF03FF0F03CF03CF03CF03CF03CF03CF03CF03CF03CF03CF03CF03C3FF03F… 462 05D2:000000000000000000000000000000000FC00FC000F000F000F000F000F000F000F000F003F003F00F3C0F3CFC3CFC…
|
| HD | vgarom-thin-8x16.hex | 150 00D2:300C003C424242424242423C00000000
|
| /NextBSD/contrib/llvm/tools/clang/include/clang/AST/ |
| HD | DeclBase.h | 1006 inline bool declaresSameEntity(const Decl *D1, const Decl *D2) { in declaresSameEntity() argument 1007 if (!D1 || !D2) in declaresSameEntity() 1010 if (D1 == D2) in declaresSameEntity() 1013 return D1->getCanonicalDecl() == D2->getCanonicalDecl(); in declaresSameEntity()
|
| /NextBSD/share/syscons/fonts/ |
| HD | iso-thin-8x16.fnt | 63 M````````/D%!75%174%!/@`````````X1$0^`'X`````````````"1(D2)!(
|
| HD | iso15-thin-8x16.fnt | 63 M````````/D%!75%174%!/@`````````X1$0^`'X`````````````"1(D2)!(
|
| /NextBSD/contrib/netbsd-tests/ipf/regress/ |
| HD | p6.whois | 203 Microsoft Corp UU-208-244-108-D2 (NET-208-244-108-0-1) 208.244.108.0 - 208.244.108.15 206 Microsoft Corp UU-63-104-216-D2 (NET-63-104-216-0-1) 63.104.216.0 - 63.104.216.127
|
| /NextBSD/contrib/llvm/lib/Target/Sparc/ |
| HD | SparcRegisterInfo.td | 168 def D2 : Rd< 4, "F4", [F4, F5]>, DwarfRegNum<[74]>; 204 def Q1 : Rq< 4, "F4", [D2, D3]>;
|
| /NextBSD/contrib/groff/font/devlj4/generate/ |
| HD | special.map | 169 552 21D2 rA rh
|