Home
last modified time | relevance | path

Searched refs:Rt (Results 1 – 17 of 17) sorted by relevance

/netbsd/src/external/gpl3/binutils/dist/opcodes/
Daarch64-tbl.h3635 …CORE_INSN ("cbz", 0x34000000, 0x7f000000, compbranch, 0, OP2 (Rt, ADDR_PCREL19), QL_R_PCREL, F_SF),
3636 …CORE_INSN ("cbnz", 0x35000000, 0x7f000000, compbranch, 0, OP2 (Rt, ADDR_PCREL19), QL_R_PCREL, F_SF…
3874 CORE_INSN ("strb", 0x38000400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W8, 0),
3875 CORE_INSN ("ldrb", 0x38400400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W8, 0),
3876 …CORE_INSN ("ldrsb", 0x38800400, 0xffa00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R8, F_LDS_…
3879 CORE_INSN ("strh", 0x78000400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W16, 0),
3880 CORE_INSN ("ldrh", 0x78400400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W16, 0),
3881 …CORE_INSN ("ldrsh", 0x78800400, 0xffa00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R16, F_LDS…
3882 …CORE_INSN ("str", 0xb8000400, 0xbfe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R, F_GPRSIZE…
3883 …CORE_INSN ("ldr", 0xb8400400, 0xbfe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R, F_GPRSIZE…
[all …]
DChangeLog-20192179 to accept Rt|SP as first operand.
/netbsd/src/external/gpl3/gdb/dist/opcodes/
Daarch64-tbl.h3726 …CORE_INSN ("cbz", 0x34000000, 0x7f000000, compbranch, 0, OP2 (Rt, ADDR_PCREL19), QL_R_PCREL, F_SF),
3727 …CORE_INSN ("cbnz", 0x35000000, 0x7f000000, compbranch, 0, OP2 (Rt, ADDR_PCREL19), QL_R_PCREL, F_SF…
3965 CORE_INSN ("strb", 0x38000400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W8, 0),
3966 CORE_INSN ("ldrb", 0x38400400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W8, 0),
3967 …CORE_INSN ("ldrsb", 0x38800400, 0xffa00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R8, F_LDS_…
3970 CORE_INSN ("strh", 0x78000400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W16, 0),
3971 CORE_INSN ("ldrh", 0x78400400, 0xffe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_W16, 0),
3972 …CORE_INSN ("ldrsh", 0x78800400, 0xffa00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R16, F_LDS…
3973 …CORE_INSN ("str", 0xb8000400, 0xbfe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R, F_GPRSIZE…
3974 …CORE_INSN ("ldr", 0xb8400400, 0xbfe00400, ldst_imm9, 0, OP2 (Rt, ADDR_SIMM9), QL_LDST_R, F_GPRSIZE…
[all …]
DChangeLog-20192179 to accept Rt|SP as first operand.
/netbsd/src/external/gpl3/gdb/dist/sim/arm/
Dthumbemu.c321 ARMword Rt = ntBITS (12, 15); in handle_T2_insn() local
328 tASSERT (Rt2 == Rt + 1); in handle_T2_insn()
359 * ainstr |= (Rt << 12); in handle_T2_insn()
1129 ARMword Rt = ntBITS (12, 15); in handle_T2_insn() local
1135 tASSERT (Rt != 15); in handle_T2_insn()
1161 tASSERT (! (Rt == 15 && P && !U && !W)); in handle_T2_insn()
1181 ARMul_StoreByte (state, state->Reg[Rn] + imm12, state->Reg [Rt]); in handle_T2_insn()
1216 * ainstr |= (Rt << 12); in handle_T2_insn()
1224 ARMword Rt = ntBITS (12, 15); in handle_T2_insn() local
1280 * ainstr |= (1 << Rt); in handle_T2_insn()
[all …]
/netbsd/src/external/gpl3/binutils/dist/cpu/
Diq2000.cpu145 (dnf f-rt "register field Rt" () 20 5)
171 (comment "register Rd implied from Rt")
186 (comment "register Rt implied from Rs")
362 (dnop rt "register Rt" () h-gr f-rt)
365 (dnop rd-rt "register Rd from Rt" () h-gr f-rd-rt)
366 (dnop rt-rs "register Rt from Rs" () h-gr f-rt-rs)
/netbsd/src/external/gpl3/gdb/dist/cpu/
Diq2000.cpu145 (dnf f-rt "register field Rt" () 20 5)
171 (comment "register Rd implied from Rt")
186 (comment "register Rt implied from Rs")
362 (dnop rt "register Rt" () h-gr f-rt)
365 (dnop rd-rt "register Rd from Rt" () h-gr f-rd-rt)
366 (dnop rt-rs "register Rt from Rs" () h-gr f-rt-rs)
/netbsd/src/external/gpl3/gdb/dist/sim/rx/
DChangeLog-2021622 * reg.c (init_regs): Set Rt reg to -1 (no reg).
/netbsd/src/external/gpl3/binutils/dist/gas/config/
Dtc-arm.c10140 unsigned Rt = inst.operands[0].reg; in do_vmrs() local
10142 if (thumb_mode && Rt == REG_SP) in do_vmrs()
10186 if (!inst.operands[0].isvec && Rt == REG_PC) in do_vmrs()
10195 inst.instruction |= (Rt << 12); in do_vmrs()
10201 unsigned Rt = inst.operands[1].reg; in do_vmsr() local
10204 reject_bad_reg (Rt); in do_vmsr()
10205 else if (Rt == REG_PC) in do_vmsr()
10251 inst.instruction |= (Rt << 12); in do_vmsr()
20075 unsigned Rt = 0, Rt2 = 1, Q0 = 2, Q1 = 3; in do_mve_mov() local
20080 Rt = 2; in do_mve_mov()
[all …]
/netbsd/src/external/gpl3/binutils/dist/gas/
DChangeLog-20131591 Use local variable Rt in more places.
DChangeLog-20172418 * testsuite/gas/arm/ld-sp-warn.l: Delete the warning on REG_SP as Rt for
DChangeLog-2020420 (parse_operands): Parse Rt range for AARCH64_OPND_Rt_LS64.
/netbsd/src/tests/usr.bin/netpgpverify/
Dt_netpgpverify.sh3082 6YwzDmL+Rt/Wsa+dNvCQ76+0rUCFMED0k+OIWGuoQmZNHyvD9zRRFq8H1ybHQc2v
/netbsd/src/external/gpl3/binutils/dist/gas/po/
Duk.po2193 msgid "invalid Rt register number in 64-byte load/store"
2194 msgstr "некоректний номер регістра Rt у 64-байтовому load/store"
Dru.po2092 msgid "invalid Rt register number in 64-byte load/store"
2093 msgstr "некорректный номер регистра Rt в 64-байтовой загрузке/сохранении"
Dfr.po2195 msgid "invalid Rt register number in 64-byte load/store"
2196 msgstr "numéro de registre Rt invalide dans un load/store sur 64 octets"
Dgas.pot2186 msgid "invalid Rt register number in 64-byte load/store"