| /freebsd-12-stable/sys/powerpc/aim/ |
| D | mp_cpudep.c | 78 mtspr(SPR_HID4, bsp_state[2]); powerpc_sync(); isync(); in cpudep_ap_early_bootstrap() 79 mtspr(SPR_HID5, bsp_state[3]); powerpc_sync(); isync(); in cpudep_ap_early_bootstrap() 101 mtspr(SPR_LPID, 0); in cpudep_ap_early_bootstrap() 104 mtspr(SPR_LPCR, lpcr); in cpudep_ap_early_bootstrap() 158 mtspr(SPR_L2CR, ccr | L2CR_L2I); in mpc74xx_l2_enable() 163 mtspr(SPR_L2CR, l2cr_config); in mpc74xx_l2_enable() 180 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable() 182 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable() 184 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable() 185 mtspr(SPR_L3CR, ccr | L3CR_L3I); in mpc745x_l3_enable() [all …]
|
| D | aim_machdep.c | 209 mtspr(SPR_HID5, scratch); in aim_early_init() 564 mtspr(SPR_MSSCR0, msscr0); in flush_disable_caches() 575 mtspr(SPR_LDSTCR, mfspr(SPR_LDSTCR) | 0xFF); in flush_disable_caches() 579 mtspr(SPR_LDSTCR, 0); in flush_disable_caches() 596 mtspr(SPR_LDSTCR, x); in flush_disable_caches() 604 mtspr(SPR_LDSTCR, 0); in flush_disable_caches() 609 mtspr(SPR_L2CR, cache_reg); in flush_disable_caches() 611 mtspr(SPR_L2CR, cache_reg | L2CR_L2HWF); in flush_disable_caches() 616 mtspr(SPR_L2CR, cache_reg); in flush_disable_caches() 618 mtspr(SPR_L2CR, cache_reg | L2CR_L2I); in flush_disable_caches() [all …]
|
| D | trap_subr32.S | 421 mtspr SPR_RPA, %r1 /* set the pte */ 451 mtspr SPR_SRR1, %r2 /* set srr1 */ 484 mtspr SPR_RPA, %r1 /* set the pte */ 530 mtspr SPR_RPA, %r1 /* set the pte */ 580 mtspr SPR_SRR1, %r2 /* set srr1 */ 581 mtspr SPR_DSISR, %r1 /* load the dsisr */ 587 mtspr SPR_DAR, %r1 /* put in dar */
|
| D | isa3_hashtb.c | 345 mtspr(SPR_HID0, mfspr(SPR_HID0) & ~HID0_RADIX); in isa3_hashtb_cpu_bootstrap() 369 mtspr(SPR_PTCR, in isa3_hashtb_cpu_bootstrap()
|
| /freebsd-12-stable/sys/powerpc/booke/ |
| D | locore.S | 170 mtspr SPR_HID0, %r4 186 mtspr SPR_HID1, %r3 215 mtspr SPR_SRR0, %r4 216 mtspr SPR_SRR1, %r3 233 mtspr SPR_MAS0, %r3 238 mtspr SPR_MAS1, %r3 /* note TS was not filled, so it's TS=0 */ 243 mtspr SPR_MAS2, %r3 251 mtspr SPR_MAS3, %r4 /* Set RPN and protection */ 275 mtspr SPR_SRR0, %r4 276 mtspr SPR_SRR1, %r3 [all …]
|
| D | booke_machdep.c | 205 mtspr(ivor, (uintptr_t)(&handler) & 0xffffUL); 234 mtspr(SPR_IVPR, ((uintptr_t)&interrupt_vector_base) & ~0xffffUL); in ivor_setup() 275 mtspr(SPR_EPCR, mfspr(SPR_EPCR) | EPCR_ICM); in ivor_setup() 442 mtspr(SPR_DBCR0, r & ~DBCR0_IC); in kdb_cpu_clear_singlestep() 452 mtspr(SPR_DBCR0, r | DBCR0_IC | DBCR0_IDM); in kdb_cpu_set_singlestep()
|
| D | trap_subr.S | 119 mtspr sprg_sp, %r1; /* Save SP */ \ 142 mtspr sprg_sp, %r1; /* Save SP */ \ 317 mtspr SPR_DBCR0, %r4; \ 321 mtspr isrr0, %r30; \ 322 mtspr isrr1, %r31; \ 763 mtspr SPR_MAS0, %r29 765 mtspr SPR_MAS1, %r28 767 mtspr SPR_MAS2, %r27 769 mtspr SPR_MAS3, %r23 908 mtspr SPR_MAS0, %r29 [all …]
|
| D | pmap.c | 2736 mtspr(SPR_PID0, pmap->pm_tid[cpuid]); in mmu_booke_activate() 2739 mtspr(SPR_DBCR0, td->td_pcb->pcb_cpu.booke.dbcr0); in mmu_booke_activate() 3890 mtspr(SPR_MAS0, mas0); in tlb1_read_entry() 3931 mtspr(SPR_MAS0, mas0); in tlb1_write_entry_int() 3932 mtspr(SPR_MAS1, args->e->mas1); in tlb1_write_entry_int() 3933 mtspr(SPR_MAS2, args->e->mas2); in tlb1_write_entry_int() 3934 mtspr(SPR_MAS3, args->e->mas3); in tlb1_write_entry_int() 3939 mtspr(SPR_MAS8, 0); in tlb1_write_entry_int() 3942 mtspr(SPR_MAS7, args->e->mas7); in tlb1_write_entry_int() 4167 mtspr(SPR_MAS0, mas0); in tlb1_init() [all …]
|
| D | machdep_ppc4xx.c | 127 mtspr(SPR_CCR1, ccr1); in booke_disable_l2_cache()
|
| D | spe.c | 136 mtspr(SPR_SPEFSCR, pcb->pcb_vec.vscr); in enable_vec() 666 mtspr(SPR_SPEFSCR, spefscr); in spe_handle_fpdata()
|
| /freebsd-12-stable/sys/dev/hwpmc/ |
| D | hwpmc_mpc7xxx.c | 347 mtspr(SPR_PMC1, val); in mpc7xxx_pmcn_write() 350 mtspr(SPR_PMC2, val); in mpc7xxx_pmcn_write() 353 mtspr(SPR_PMC3, val); in mpc7xxx_pmcn_write() 356 mtspr(SPR_PMC4, val); in mpc7xxx_pmcn_write() 359 mtspr(SPR_PMC5, val); in mpc7xxx_pmcn_write() 362 mtspr(SPR_PMC6, val); in mpc7xxx_pmcn_write() 457 mtspr(SPR_MMCR0, pmc_mmcr); in mpc7xxx_start_pmc() 462 mtspr(SPR_MMCR0, pmc_mmcr); in mpc7xxx_start_pmc() 467 mtspr(SPR_MMCR1, pmc_mmcr); in mpc7xxx_start_pmc() 472 mtspr(SPR_MMCR0, pmc_mmcr); in mpc7xxx_start_pmc() [all …]
|
| D | hwpmc_ppc970.c | 314 mtspr(SPR_970PMC1, val); in ppc970_pmcn_write() 317 mtspr(SPR_970PMC2, val); in ppc970_pmcn_write() 320 mtspr(SPR_970PMC3, val); in ppc970_pmcn_write() 323 mtspr(SPR_970PMC4, val); in ppc970_pmcn_write() 326 mtspr(SPR_970PMC5, val); in ppc970_pmcn_write() 329 mtspr(SPR_970PMC6, val); in ppc970_pmcn_write() 332 mtspr(SPR_970PMC7, val); in ppc970_pmcn_write() 335 mtspr(SPR_970PMC8, val); in ppc970_pmcn_write() 383 mtspr(SPR_970MMCR0, pmc_mmcr); in ppc970_set_pmc() 393 mtspr(SPR_970MMCR1, pmc_mmcr); in ppc970_set_pmc() [all …]
|
| /freebsd-12-stable/sys/powerpc/powerpc/ |
| D | cpu.c | 380 mtspr(SPR_MMCR0, SPR_MMCR0_FC); in cpu_est_clockrate() 381 mtspr(SPR_PMC1, 0); in cpu_est_clockrate() 382 mtspr(SPR_MMCR0, SPR_MMCR0_PMC1SEL(PMCN_CYCLES)); in cpu_est_clockrate() 385 mtspr(SPR_MMCR0, SPR_MMCR0_FC); in cpu_est_clockrate() 393 mtspr(SPR_970MMCR0, SPR_MMCR0_FC); in cpu_est_clockrate() 395 mtspr(SPR_970MMCR1, 0); in cpu_est_clockrate() 396 mtspr(SPR_970MMCRA, 0); in cpu_est_clockrate() 397 mtspr(SPR_970PMC1, 0); in cpu_est_clockrate() 398 mtspr(SPR_970MMCR0, in cpu_est_clockrate() 403 mtspr(SPR_970MMCR0, SPR_MMCR0_FC); in cpu_est_clockrate() [all …]
|
| D | clock.c | 129 mtspr(SPR_TSR, TSR_DIS); in decr_intr() 255 mtspr(SPR_DECAR, s->div); in decr_et_start() 260 mtspr(SPR_TCR, tcr); in decr_et_start() 284 mtspr(SPR_TCR, tcr); in decr_et_stop()
|
| D | swtch32.S | 170 mtspr SPR_SPEFSCR,%r3 216 mtspr SPR_SPEFSCR, %r3
|
| D | swtch64.S | 133 mtspr SPR_DSCR, %r6 208 mtspr SPR_DSCR, %r7
|
| /freebsd-12-stable/sys/powerpc/include/ |
| D | cpufunc.h | 162 mtspr(TBR_TBWL, 0); in mttb() 163 mtspr(TBR_TBWU, (uint32_t)(time >> 32)); in mttb() 164 mtspr(TBR_TBWL, (uint32_t)(time & 0xffffffff)); in mttb()
|
| /freebsd-12-stable/sys/powerpc/powernv/ |
| D | opal_hmi.c | 51 mtspr(SPR_HMER, 0); in opal_hmi_handler2() 68 mtspr(SPR_HMER, 0); in opal_hmi_handler()
|
| D | platform_powernv.c | 155 mtspr(SPR_LPID, 0); in powernv_attach() 161 mtspr(SPR_LPCR, lpcr); in powernv_attach()
|
| /freebsd-12-stable/sys/powerpc/cpufreq/ |
| D | pcr.c | 121 mtspr(SPR_SCOMD, value); in write_scom() 128 mtspr(SPR_SCOMC, address | SCOMC_WRITE); in write_scom() 143 mtspr(SPR_SCOMC, address | SCOMC_READ); in read_scom()
|
| D | dfs.c | 191 mtspr(SPR_HID1, hid1); in dfs_set()
|
| D | pmcr.c | 201 mtspr(SPR_PMCR, pmcr); in pmcr_set()
|
| /freebsd-12-stable/sys/powerpc/mpc85xx/ |
| D | platform_mpc85xx.c | 521 mtspr(SPR_DBCR0, 0); in mpc85xx_reset() 528 mtspr(SPR_DBCR0, mfspr(SPR_DBCR0) | DBCR0_IDM | DBCR0_RST_SYSTEM); in mpc85xx_reset()
|
| /freebsd-12-stable/contrib/gcc/config/rs6000/ |
| D | darwin-vecsave.asm | 164 mtspr VRsave,r10
|
| D | darwin-world.asm | 221 mtspr VRsave,r0
|