| /freebsd-12-stable/sys/arm64/rockchip/ |
| D | rk805.c | 71 uint8_t enable_reg; member
115 .enable_reg = RK805_DCDC_EN,
127 .enable_reg = RK805_DCDC_EN,
139 .enable_reg = RK805_DCDC_EN,
145 .enable_reg = RK805_DCDC_EN,
157 .enable_reg = RK805_LDO_EN,
169 .enable_reg = RK805_LDO_EN,
181 .enable_reg = RK805_LDO_EN,
196 .enable_reg = RK805_DCDC_EN,
208 .enable_reg = RK805_DCDC_EN,
[all …]
|
| /freebsd-12-stable/sys/arm/allwinner/ |
| D | axp209.c | 69 uint8_t enable_reg; member
84 .enable_reg = AXP209_POWERCTL,
96 .enable_reg = AXP209_POWERCTL,
108 .enable_reg = AXP209_POWERCTL,
121 .enable_reg = AXP209_POWERCTL,
136 .enable_reg = AXP221_POWERCTL_2,
148 .enable_reg = AXP221_POWERCTL_2,
160 .enable_reg = AXP221_POWERCTL_2,
172 .enable_reg = AXP221_POWERCTL_2,
184 .enable_reg = AXP221_POWERCTL_2,
[all …]
|
| D | aw_nmi.c | 83 uint8_t enable_reg; member
97 .enable_reg = A20_NMI_IRQ_ENABLE_REG,
103 .enable_reg = A31_NMI_IRQ_ENABLE_REG,
109 .enable_reg = R_NMI_IRQ_ENABLE_REG,
133 SC_NMI_WRITE(sc, sc->cfg->enable_reg, !NMI_IRQ_ENABLE); in aw_nmi_intr()
147 SC_NMI_WRITE(sc, sc->cfg->enable_reg, NMI_IRQ_ENABLE); in aw_nmi_enable_intr()
157 SC_NMI_WRITE(sc, sc->cfg->enable_reg, !NMI_IRQ_ENABLE); in aw_nmi_disable_intr()
300 SC_NMI_WRITE(sc, sc->cfg->enable_reg, !NMI_IRQ_ENABLE); in aw_nmi_teardown_intr()
371 SC_NMI_WRITE(sc, sc->cfg->enable_reg, !NMI_IRQ_ENABLE); in aw_nmi_attach()
|
| D | axp81x.c | 236 uint8_t enable_reg; member
279 .enable_reg = AXP_POWERCTL2,
289 .enable_reg = AXP_POWERCTL1,
306 .enable_reg = AXP_POWERCTL1,
318 .enable_reg = AXP_POWERCTL1,
332 .enable_reg = AXP_POWERCTL1,
346 .enable_reg = AXP_POWERCTL1,
360 .enable_reg = AXP_POWERCTL1,
374 .enable_reg = AXP_POWERCTL1,
388 .enable_reg = AXP_POWERCTL2,
[all …]
|
| /freebsd-12-stable/sys/arm/freescale/vybrid/ |
| D | vf_ccm.c | 158 uint32_t enable_reg; member
170 .enable_reg = 0,
194 .enable_reg = 0,
206 .enable_reg = SAI3_EN,
218 .enable_reg = CKO1_EN,
230 .enable_reg = ESDHC0_EN,
242 .enable_reg = ESDHC1_EN,
254 .enable_reg = QSPI0_EN,
266 .enable_reg = DCU0_EN,
278 .enable_reg = (ENET_TS_EN | RMII_CLK_EN),
[all …]
|
| /freebsd-12-stable/sys/arm/nvidia/ |
| D | as3722_regulators.c | 82 uint8_t enable_reg; member
137 .enable_reg = AS3722_SD_CONTROL,
149 .enable_reg = AS3722_SD_CONTROL,
162 .enable_reg = AS3722_SD_CONTROL,
175 .enable_reg = AS3722_SD_CONTROL,
188 .enable_reg = AS3722_SD_CONTROL,
201 .enable_reg = AS3722_SD_CONTROL,
213 .enable_reg = AS3722_SD_CONTROL,
226 .enable_reg = AS3722_LDO_CONTROL0,
239 .enable_reg = AS3722_LDO_CONTROL0,
[all …]
|
| /freebsd-12-stable/sys/dev/superio/ |
| D | superio.c | 98 uint8_t enable_reg; member
151 if (reg >= sc->enable_reg) { in sio_ldn_read()
162 if (reg >= sc->enable_reg) { in sio_ldn_readw()
522 sc->enable_reg = 0x30; in superio_detect()
875 v = superio_read(dev, sc->enable_reg); in superio_dev_enabled()
892 v = sio_ldn_read(sc, dinfo->ldn, sc->enable_reg); in superio_dev_enable()
894 sio_ldn_write(sc, dinfo->ldn, sc->enable_reg, v); in superio_dev_enable()
911 v = sio_ldn_read(sc, dinfo->ldn, sc->enable_reg); in superio_dev_disable()
913 sio_ldn_write(sc, dinfo->ldn, sc->enable_reg, v); in superio_dev_disable()
|
| /freebsd-12-stable/sys/dev/cxgbe/common/ |
| D | t4_hw.c | 4017 int enable_reg; /* INT_ENABLE register */ member
4042 enable = t4_read_reg(adap, ii->enable_reg); in t4_show_intr_info()
4044 fatal = ii->fatal & t4_read_reg(adap, ii->enable_reg); in t4_show_intr_info()
4083 cause &= t4_read_reg(adap, ii->enable_reg); in t4_handle_intr()
4088 fatal &= t4_read_reg(adap, ii->enable_reg); in t4_handle_intr()
4123 .enable_reg = A_PCIE_CORE_UTL_SYSTEM_BUS_AGENT_INTERRUPT_ENABLE, in pcie_intr_handler()
4144 .enable_reg = A_PCIE_CORE_UTL_PCI_EXPRESS_PORT_INTERRUPT_ENABLE, in pcie_intr_handler()
4221 .enable_reg = A_PCIE_INT_ENABLE, in pcie_intr_handler()
4255 .enable_reg = A_TP_INT_ENABLE, in tp_intr_handler()
4273 .enable_reg = A_SGE_INT_ENABLE1, in sge_intr_handler()
[all …]
|