Home
last modified time | relevance | path

Searched refs:RegMO (Results 1 – 6 of 6) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
DUtils.cpp52 const TargetRegisterClass &RegClass, MachineOperand &RegMO) { in constrainOperandRegClass() argument
53 Register Reg = RegMO.getReg(); in constrainOperandRegClass()
63 if (RegMO.isUse()) { in constrainOperandRegClass()
68 assert(RegMO.isDef() && "Must be a definition"); in constrainOperandRegClass()
74 Observer->changingInstr(*RegMO.getParent()); in constrainOperandRegClass()
76 RegMO.setReg(ConstrainedReg); in constrainOperandRegClass()
78 Observer->changedInstr(*RegMO.getParent()); in constrainOperandRegClass()
82 if (!RegMO.isDef()) { in constrainOperandRegClass()
97 MachineOperand &RegMO, unsigned OpIdx) { in constrainOperandRegClass() argument
98 Register Reg = RegMO.getReg(); in constrainOperandRegClass()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
DUtils.h105 MachineOperand &RegMO);
123 MachineOperand &RegMO, unsigned OpIdx);
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/
DPPCMCCodeEmitter.cpp212 const MCOperand &RegMO = MI.getOperand(OpNo + 1); in getMemRIHashEncoding() local
215 assert(RegMO.isReg() && "Base address must be a register."); in getMemRIHashEncoding()
219 unsigned RegBits = getMachineOpValue(MI, RegMO, Fixups, STI) << 6; in getMemRIHashEncoding()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
DPPCInstrInfo.cpp4348 MachineOperand *&RegMO) const { in isDefMIElgibleForForwarding()
4355 RegMO = &DefMI.getOperand(1); in isDefMIElgibleForForwarding()
4359 if (!RegMO->isReg()) in isDefMIElgibleForForwarding()
4369 const MachineOperand &RegMO, const MachineInstr &DefMI, in isRegElgibleForForwarding() argument
4382 Register Reg = RegMO.getReg(); in isRegElgibleForForwarding()
4741 MachineOperand *RegMO = nullptr; in transformToNewImmFormFedByAdd() local
4742 if (!isDefMIElgibleForForwarding(DefMI, III, ImmMO, RegMO)) in transformToNewImmFormFedByAdd()
4744 assert(ImmMO && RegMO && "Imm and Reg operand must have been set"); in transformToNewImmFormFedByAdd()
4765 MI.getOperand(III.OpNoForForwarding).setReg(RegMO->getReg()); in transformToNewImmFormFedByAdd()
4766 if (RegMO->isKill()) { in transformToNewImmFormFedByAdd()
[all …]
DPPCInstrInfo.h241 MachineOperand *&RegMO) const;
247 bool isRegElgibleForForwarding(const MachineOperand &RegMO,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DRegAllocFast.cpp1426 for (auto &RegMO : DbgOps) in handleDebugValue() local
1427 setPhysReg(MI, *RegMO, LRI->PhysReg); in handleDebugValue()