Home
last modified time | relevance | path

Searched refs:vmid (Results 1 – 25 of 48) sorted by relevance

12

/dragonfly/sys/dev/drm/amd/amdgpu/
HDamdgpu_amdkfd_gfx_v9.c95 static void kgd_program_sh_mem_settings(struct kgd_dev *kgd, uint32_t vmid,
100 unsigned int vmid);
137 uint8_t vmid);
139 uint8_t vmid);
140 static void set_vm_context_page_table_base(struct kgd_dev *kgd, uint32_t vmid,
144 uint64_t va, uint32_t vmid);
146 static int invalidate_tlbs_vmid(struct kgd_dev *kgd, uint16_t vmid);
231 uint32_t queue, uint32_t vmid) in lock_srbm() argument
236 soc15_grbm_select(adev, mec, pipe, queue, vmid); in lock_srbm()
272 static void kgd_program_sh_mem_settings(struct kgd_dev *kgd, uint32_t vmid, in kgd_program_sh_mem_settings() argument
[all …]
HDamdgpu_amdkfd_gfx_v8.c54 static void kgd_program_sh_mem_settings(struct kgd_dev *kgd, uint32_t vmid,
59 unsigned int vmid);
96 uint8_t vmid);
98 uint8_t vmid);
101 uint64_t va, uint32_t vmid);
102 static void set_vm_context_page_table_base(struct kgd_dev *kgd, uint32_t vmid,
105 static int invalidate_tlbs_vmid(struct kgd_dev *kgd, uint16_t vmid);
195 uint32_t queue, uint32_t vmid) in lock_srbm() argument
198 uint32_t value = PIPEID(pipe) | MEID(mec) | VMID(vmid) | QUEUEID(queue); in lock_srbm()
228 static void kgd_program_sh_mem_settings(struct kgd_dev *kgd, uint32_t vmid, in kgd_program_sh_mem_settings() argument
[all …]
HDgmc_v9_0.c269 entry->src_id, entry->ring_id, entry->vmid, in gmc_v9_0_process_interrupt()
294 static uint32_t gmc_v9_0_get_invalidate_req(unsigned int vmid) in gmc_v9_0_get_invalidate_req() argument
300 PER_VMID_INVALIDATE_REQ, 1 << vmid); in gmc_v9_0_get_invalidate_req()
329 uint32_t vmid) in gmc_v9_0_flush_gpu_tlb() argument
339 u32 tmp = gmc_v9_0_get_invalidate_req(vmid); in gmc_v9_0_flush_gpu_tlb()
346 tmp &= 1 << vmid; in gmc_v9_0_flush_gpu_tlb()
357 tmp &= 1 << vmid; in gmc_v9_0_flush_gpu_tlb()
372 unsigned vmid, uint64_t pd_addr) in gmc_v9_0_emit_flush_gpu_tlb() argument
376 uint32_t req = gmc_v9_0_get_invalidate_req(vmid); in gmc_v9_0_emit_flush_gpu_tlb()
383 amdgpu_ring_emit_wreg(ring, hub->ctx0_ptb_addr_lo32 + (2 * vmid), in gmc_v9_0_emit_flush_gpu_tlb()
[all …]
HDamdgpu_gmc.h54 uint32_t vmid);
56 uint64_t (*emit_flush_gpu_tlb)(struct amdgpu_ring *ring, unsigned vmid,
59 void (*emit_pasid_mapping)(struct amdgpu_ring *ring, unsigned vmid,
HDgmc_v7_0.c432 static void gmc_v7_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid) in gmc_v7_0_flush_gpu_tlb() argument
435 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v7_0_flush_gpu_tlb()
439 unsigned vmid, uint64_t pd_addr) in gmc_v7_0_emit_flush_gpu_tlb() argument
443 if (vmid < 8) in gmc_v7_0_emit_flush_gpu_tlb()
444 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid; in gmc_v7_0_emit_flush_gpu_tlb()
446 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vmid - 8; in gmc_v7_0_emit_flush_gpu_tlb()
450 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v7_0_emit_flush_gpu_tlb()
455 static void gmc_v7_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned vmid, in gmc_v7_0_emit_pasid_mapping() argument
458 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid); in gmc_v7_0_emit_pasid_mapping()
761 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID); in gmc_v7_0_vm_decode_fault() local
[all …]
HDvcn_v1_0.c996 unsigned vmid, bool ctx_switch) in vcn_v1_0_dec_ring_emit_ib() argument
1002 amdgpu_ring_write(ring, vmid); in vcn_v1_0_dec_ring_emit_ib()
1036 unsigned vmid, uint64_t pd_addr) in vcn_v1_0_dec_ring_emit_vm_flush() argument
1041 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v1_0_dec_ring_emit_vm_flush()
1044 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2; in vcn_v1_0_dec_ring_emit_vm_flush()
1153 struct amdgpu_ib *ib, unsigned int vmid, bool ctx_switch) in vcn_v1_0_enc_ring_emit_ib() argument
1156 amdgpu_ring_write(ring, vmid); in vcn_v1_0_enc_ring_emit_ib()
1173 unsigned int vmid, uint64_t pd_addr) in vcn_v1_0_enc_ring_emit_vm_flush() argument
1177 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v1_0_enc_ring_emit_vm_flush()
1180 vcn_v1_0_enc_ring_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 + vmid * 2, in vcn_v1_0_enc_ring_emit_vm_flush()
[all …]
HDgmc_v8_0.c635 uint32_t vmid) in gmc_v8_0_flush_gpu_tlb() argument
638 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v8_0_flush_gpu_tlb()
642 unsigned vmid, uint64_t pd_addr) in gmc_v8_0_emit_flush_gpu_tlb() argument
646 if (vmid < 8) in gmc_v8_0_emit_flush_gpu_tlb()
647 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid; in gmc_v8_0_emit_flush_gpu_tlb()
649 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vmid - 8; in gmc_v8_0_emit_flush_gpu_tlb()
653 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid); in gmc_v8_0_emit_flush_gpu_tlb()
658 static void gmc_v8_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned vmid, in gmc_v8_0_emit_pasid_mapping() argument
661 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid); in gmc_v8_0_emit_pasid_mapping()
1005 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID); in gmc_v8_0_vm_decode_fault() local
[all …]
HDamdgpu_ib.c154 if (vm && !job->vmid) { in amdgpu_ib_schedule()
220 amdgpu_ring_emit_ib(ring, ib, job ? job->vmid : 0, in amdgpu_ib_schedule()
245 if (job && job->vmid) in amdgpu_ib_schedule()
246 amdgpu_vmid_reset(adev, ring->funcs->vmhub, job->vmid); in amdgpu_ib_schedule()
HDamdgpu_amdkfd.c448 uint32_t vmid, uint64_t gpu_addr, in amdgpu_amdkfd_submit_ib() argument
485 job->vmid = vmid; in amdgpu_amdkfd_submit_ib()
513 bool amdgpu_amdkfd_is_kfd_vmid(struct amdgpu_device *adev, u32 vmid) in amdgpu_amdkfd_is_kfd_vmid() argument
516 if ((1 << vmid) & compute_vmid_bitmap) in amdgpu_amdkfd_is_kfd_vmid()
HDuvd_v6_0.c1015 unsigned vmid, bool ctx_switch) in uvd_v6_0_ring_emit_ib() argument
1018 amdgpu_ring_write(ring, vmid); in uvd_v6_0_ring_emit_ib()
1037 struct amdgpu_ib *ib, unsigned int vmid, bool ctx_switch) in uvd_v6_0_enc_ring_emit_ib() argument
1040 amdgpu_ring_write(ring, vmid); in uvd_v6_0_enc_ring_emit_ib()
1058 unsigned vmid, uint64_t pd_addr) in uvd_v6_0_ring_emit_vm_flush() argument
1060 amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in uvd_v6_0_ring_emit_vm_flush()
1067 amdgpu_ring_write(ring, 1 << vmid); /* mask */ in uvd_v6_0_ring_emit_vm_flush()
1118 unsigned int vmid, uint64_t pd_addr) in uvd_v6_0_enc_ring_emit_vm_flush() argument
1121 amdgpu_ring_write(ring, vmid); in uvd_v6_0_enc_ring_emit_vm_flush()
1125 amdgpu_ring_write(ring, vmid); in uvd_v6_0_enc_ring_emit_vm_flush()
HDamdgpu_ring.h133 unsigned vmid, bool ctx_switch);
137 void (*emit_vm_flush)(struct amdgpu_ring *ring, unsigned vmid,
140 void (*emit_gds_switch)(struct amdgpu_ring *ring, uint32_t vmid,
HDamdgpu_amdkfd.h120 uint32_t vmid, uint64_t gpu_addr,
128 bool amdgpu_amdkfd_is_kfd_vmid(struct amdgpu_device *adev, u32 vmid);
HDcik.h30 u32 me, u32 pipe, u32 queue, u32 vmid);
HDvi.h30 u32 me, u32 pipe, u32 queue, u32 vmid);
HDamdgpu.h1729 #define amdgpu_gmc_flush_gpu_tlb(adev, vmid) (adev)->gmc.gmc_funcs->flush_gpu_tlb((adev), (vmid)) argument
1730 #define amdgpu_gmc_emit_flush_gpu_tlb(r, vmid, addr) (r)->adev->gmc.gmc_funcs->emit_flush_gpu_tlb((… argument
1731 #define amdgpu_gmc_emit_pasid_mapping(r, vmid, pasid) (r)->adev->gmc.gmc_funcs->emit_pasid_mapping(… argument
1745 #define amdgpu_ring_emit_ib(r, ib, vmid, c) (r)->funcs->emit_ib((r), (ib), (vmid), (c)) argument
1747 #define amdgpu_ring_emit_vm_flush(r, vmid, addr) (r)->funcs->emit_vm_flush((r), (vmid), (addr)) argument
HDuvd_v7_0.c1300 unsigned vmid, bool ctx_switch) in uvd_v7_0_ring_emit_ib() argument
1306 amdgpu_ring_write(ring, vmid); in uvd_v7_0_ring_emit_ib()
1328 struct amdgpu_ib *ib, unsigned int vmid, bool ctx_switch) in uvd_v7_0_enc_ring_emit_ib() argument
1331 amdgpu_ring_write(ring, vmid); in uvd_v7_0_enc_ring_emit_ib()
1373 unsigned vmid, uint64_t pd_addr) in uvd_v7_0_ring_emit_vm_flush() argument
1378 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in uvd_v7_0_ring_emit_vm_flush()
1381 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2; in uvd_v7_0_ring_emit_vm_flush()
1416 unsigned int vmid, uint64_t pd_addr) in uvd_v7_0_enc_ring_emit_vm_flush() argument
1420 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in uvd_v7_0_enc_ring_emit_vm_flush()
1423 uvd_v7_0_enc_ring_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 + vmid * 2, in uvd_v7_0_enc_ring_emit_vm_flush()
HDvce_v3_0.c841 struct amdgpu_ib *ib, unsigned int vmid, bool ctx_switch) in vce_v3_0_ring_emit_ib() argument
844 amdgpu_ring_write(ring, vmid); in vce_v3_0_ring_emit_ib()
851 unsigned int vmid, uint64_t pd_addr) in vce_v3_0_emit_vm_flush() argument
854 amdgpu_ring_write(ring, vmid); in vce_v3_0_emit_vm_flush()
858 amdgpu_ring_write(ring, vmid); in vce_v3_0_emit_vm_flush()
HDamdgpu_ids.c458 job->vmid = id - id_mgr->ids; in amdgpu_vmid_grab()
523 unsigned vmid) in amdgpu_vmid_reset() argument
526 struct amdgpu_vmid *id = &id_mgr->ids[vmid]; in amdgpu_vmid_reset()
HDsoc15.h50 u32 me, u32 pipe, u32 queue, u32 vmid);
HDamdgpu_ih.h69 unsigned vmid; member
HDamdgpu_job.h50 unsigned vmid; member
HDamdgpu_ids.h90 unsigned vmid);
HDamdgpu_vce.h69 unsigned vmid, bool ctx_switch);
HDvce_v4_0.c950 struct amdgpu_ib *ib, unsigned int vmid, bool ctx_switch) in vce_v4_0_ring_emit_ib() argument
953 amdgpu_ring_write(ring, vmid); in vce_v4_0_ring_emit_ib()
986 unsigned int vmid, uint64_t pd_addr) in vce_v4_0_emit_vm_flush() argument
990 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vce_v4_0_emit_vm_flush()
993 vce_v4_0_emit_reg_wait(ring, hub->ctx0_ptb_addr_lo32 + vmid * 2, in vce_v4_0_emit_vm_flush()
/dragonfly/sys/dev/drm/amd/include/
HDkgd_kfd_interface.h52 uint32_t vmid; member
309 void (*program_sh_mem_settings)(struct kgd_dev *kgd, uint32_t vmid,
314 unsigned int vmid);
360 uint8_t vmid);
363 uint8_t vmid);
368 uint64_t va, uint32_t vmid);
382 uint32_t vmid, uint32_t page_table_base);
398 int (*invalidate_tlbs_vmid)(struct kgd_dev *kgd, uint16_t vmid);
401 uint32_t vmid, uint64_t gpu_addr,

12