Home
last modified time | relevance | path

Searched refs:regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_4_3_offset.h3203 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro
Dgc_9_4_2_offset.h6027 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro
Dgc_11_5_0_offset.h5552 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro
Dgc_12_0_0_offset.h9368 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro
Dgc_11_0_3_offset.h7085 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro
Dgc_11_0_0_offset.h6785 #define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX … macro