Home
last modified time | relevance | path

Searched refs:regGFX_IMU_D_RAM_DATA (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dimu_v11_0.c116 WREG32_SOC15(GC, 0, regGFX_IMU_D_RAM_DATA, le32_to_cpup(fw_data++)); in imu_v11_0_load_microcode()
Dimu_v12_0.c111 WREG32_SOC15(GC, 0, regGFX_IMU_D_RAM_DATA, le32_to_cpup(fw_data++)); in imu_v12_0_load_microcode()
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h9617 #define regGFX_IMU_D_RAM_DATA macro
Dgc_12_0_0_offset.h7161 #define regGFX_IMU_D_RAM_DATA macro
Dgc_11_0_3_offset.h11702 #define regGFX_IMU_D_RAM_DATA macro
Dgc_11_0_0_offset.h11299 #define regGFX_IMU_D_RAM_DATA macro