Home
last modified time | relevance | path

Searched refs:SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h710 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dsdma0_4_0_sh_mask.h711 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT 0x0 macro
Dsdma0_4_2_2_sh_mask.h733 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dsdma0_4_2_sh_mask.h727 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/oss/
Doss_3_0_1_sh_mask.h1210 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT 0x0 macro
Doss_3_0_sh_mask.h1718 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT 0x0 macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_sh_mask.h389 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dgc_11_0_0_sh_mask.h378 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dgc_12_0_0_sh_mask.h323 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dgc_11_0_3_sh_mask.h396 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dgc_10_1_0_sh_mask.h425 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro
Dgc_10_3_0_sh_mask.h390 #define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT … macro