| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| HD | Combiner.cpp | 99 GISelCSEInfo *CSEInfo) in Combiner() argument 100 : Builder(CSEInfo ? std::make_unique<CSEMIRBuilder>() in Combiner() 105 KB(KB), TPC(TPC), CSEInfo(CSEInfo) { in Combiner() 110 if (CSEInfo) in Combiner() 111 B.setCSEInfo(CSEInfo); in Combiner() 115 if (CSEInfo) in Combiner() 116 ObserverWrapper->addObserver(CSEInfo); in Combiner() 203 if (CSEInfo) { in combineMachineInstrs() 204 if (auto E = CSEInfo->verify()) { in combineMachineInstrs()
|
| HD | Legalizer.cpp | 323 GISelCSEInfo *CSEInfo = nullptr; in runOnMachineFunction() local 329 CSEInfo = &Wrapper.get(TPC.getCSEConfig()); in runOnMachineFunction() 330 MIRBuilder->setCSEInfo(CSEInfo); in runOnMachineFunction() 335 if (EnableCSE && CSEInfo) { in runOnMachineFunction() 337 AuxObservers.push_back(CSEInfo); in runOnMachineFunction() 339 assert(!CSEInfo || !errorToBool(CSEInfo->verify())); in runOnMachineFunction()
|
| HD | CSEMIRBuilder.cpp | 40 GISelCSEInfo *CSEInfo = getCSEInfo(); in getDominatingInstrForID() local 41 assert(CSEInfo && "Can't get here without setting CSEInfo"); in getDominatingInstrForID() 44 CSEInfo->getMachineInstrIfExists(ID, CurMBB, NodeInsertPos); in getDominatingInstrForID() 46 CSEInfo->countOpcodeHit(MI->getOpcode()); in getDominatingInstrForID() 67 const GISelCSEInfo *CSEInfo = getCSEInfo(); in canPerformCSEForOpc() local 68 if (!CSEInfo || !CSEInfo->shouldCSE(Opc)) in canPerformCSEForOpc()
|
| HD | IRTranslator.cpp | 3839 GISelCSEInfo *CSEInfo = nullptr; in runOnMachineFunction() local 3848 CSEInfo = &Wrapper.get(TPC->getCSEConfig()); in runOnMachineFunction() 3849 EntryBuilder->setCSEInfo(CSEInfo); in runOnMachineFunction() 3851 CurBuilder->setCSEInfo(CSEInfo); in runOnMachineFunction() 3961 if (EnableCSE && CSEInfo) in runOnMachineFunction() 3962 WrapperObserver.addObserver(CSEInfo); in runOnMachineFunction()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| HD | RISCVPreLegalizerCombiner.cpp | 52 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 73 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in RISCVPreLegalizerCombinerImpl() argument 77 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in RISCVPreLegalizerCombinerImpl() 136 auto *CSEInfo = &Wrapper.get(TPC.getCSEConfig()); in runOnMachineFunction() local 150 RISCVPreLegalizerCombinerImpl Impl(MF, CInfo, &TPC, *KB, CSEInfo, RuleConfig, in runOnMachineFunction()
|
| HD | RISCVPostLegalizerCombiner.cpp | 57 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 78 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in RISCVPostLegalizerCombinerImpl() argument 82 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in RISCVPostLegalizerCombinerImpl() 150 auto *CSEInfo = &Wrapper.get(TPC->getCSEConfig()); in runOnMachineFunction() local 155 RISCVPostLegalizerCombinerImpl Impl(MF, CInfo, TPC, *KB, CSEInfo, in runOnMachineFunction()
|
| HD | RISCVO0PreLegalizerCombiner.cpp | 50 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 70 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in RISCVO0PreLegalizerCombinerImpl() argument 73 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in RISCVO0PreLegalizerCombinerImpl()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| HD | AMDGPUPreLegalizerCombiner.cpp | 54 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 93 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AMDGPUPreLegalizerCombinerImpl() argument 96 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), RuleConfig(RuleConfig), STI(STI), in AMDGPUPreLegalizerCombinerImpl() 271 auto *CSEInfo = &Wrapper.get(TPC->getCSEConfig()); in runOnMachineFunction() local 279 AMDGPUPreLegalizerCombinerImpl Impl(MF, CInfo, TPC, *KB, CSEInfo, RuleConfig, in runOnMachineFunction()
|
| HD | AMDGPURegBankCombiner.cpp | 58 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 115 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AMDGPURegBankCombinerImpl() argument 118 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), RuleConfig(RuleConfig), STI(STI), in AMDGPURegBankCombinerImpl()
|
| HD | AMDGPUPostLegalizerCombiner.cpp | 56 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 132 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AMDGPUPostLegalizerCombinerImpl() argument 135 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), RuleConfig(RuleConfig), STI(STI), in AMDGPUPostLegalizerCombinerImpl()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| HD | Combiner.h | 56 GISelCSEInfo *CSEInfo = nullptr); 72 GISelCSEInfo *CSEInfo; variable
|
| HD | MachineIRBuilder.h | 67 GISelCSEInfo *CSEInfo = nullptr; member 318 GISelCSEInfo *getCSEInfo() { return State.CSEInfo; } in getCSEInfo() 319 const GISelCSEInfo *getCSEInfo() const { return State.CSEInfo; } in getCSEInfo() 336 void setCSEInfo(GISelCSEInfo *Info) { State.CSEInfo = Info; } in setCSEInfo()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| HD | MipsPostLegalizerCombiner.cpp | 52 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 73 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in MipsPostLegalizerCombinerImpl() argument 77 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), RuleConfig(RuleConfig), STI(STI), in MipsPostLegalizerCombinerImpl()
|
| HD | MipsPreLegalizerCombiner.cpp | 47 GISelCSEInfo *CSEInfo, const MipsSubtarget &STI, in MipsPreLegalizerCombinerImpl() argument 50 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), STI(STI), in MipsPreLegalizerCombinerImpl()
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| HD | AArch64O0PreLegalizerCombiner.cpp | 54 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 76 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AArch64O0PreLegalizerCombinerImpl() argument 79 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in AArch64O0PreLegalizerCombinerImpl()
|
| HD | AArch64PostLegalizerCombiner.cpp | 451 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 472 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AArch64PostLegalizerCombinerImpl() argument 476 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in AArch64PostLegalizerCombinerImpl() 564 auto *CSEInfo = &Wrapper.get(TPC->getCSEConfig()); in runOnMachineFunction() local 569 AArch64PostLegalizerCombinerImpl Impl(MF, CInfo, TPC, *KB, CSEInfo, in runOnMachineFunction() 574 MIB.setCSEInfo(CSEInfo); in runOnMachineFunction()
|
| HD | AArch64PreLegalizerCombiner.cpp | 732 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, 755 GISelKnownBits &KB, GISelCSEInfo *CSEInfo, in AArch64PreLegalizerCombinerImpl() argument 759 : Combiner(MF, CInfo, TPC, &KB, CSEInfo), in AArch64PreLegalizerCombinerImpl() 850 auto *CSEInfo = &Wrapper.get(TPC.getCSEConfig()); in runOnMachineFunction() local 864 AArch64PreLegalizerCombinerImpl Impl(MF, CInfo, &TPC, *KB, CSEInfo, in runOnMachineFunction()
|
| HD | AArch64PostLegalizerLowering.cpp | 1214 GISelCSEInfo *CSEInfo, 1234 GISelCSEInfo *CSEInfo, in AArch64PostLegalizerLoweringImpl() argument 1237 : Combiner(MF, CInfo, TPC, /*KB*/ nullptr, CSEInfo), in AArch64PostLegalizerLoweringImpl()
|
| /freebsd-13-stable/lib/clang/libllvm/ |
| HD | Makefile | 260 SRCS_MIN+= CodeGen/GlobalISel/CSEInfo.cpp
|