Home
last modified time | relevance | path

Searched refs:CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h2391 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK 0x800 macro
HDgfx_8_0_sh_mask.h1869 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK 0x800 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h11075 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK … macro
HDgc_9_2_1_sh_mask.h12479 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK … macro