Home
last modified time | relevance | path

Searched refs:CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_8_1_sh_mask.h2390 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT 0xa macro
HDgfx_8_0_sh_mask.h1868 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT 0xa macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h11064 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT … macro
HDgc_9_2_1_sh_mask.h12468 #define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT … macro