Home
last modified time | relevance | path

Searched refs:CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_7_2_sh_mask.h2732 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT 0x19 macro
HDgfx_8_1_sh_mask.h3826 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT 0x19 macro
HDgfx_8_0_sh_mask.h3304 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT 0x19 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h19290 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT … macro
HDgc_9_2_1_sh_mask.h20653 #define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT … macro