Home
last modified time | relevance | path

Searched refs:CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_7_2_sh_mask.h2689 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK 0x6000000 macro
HDgfx_8_1_sh_mask.h3783 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK 0x2000000 macro
HDgfx_8_0_sh_mask.h3261 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK 0x2000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_sh_mask.h19306 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK … macro
HDgc_9_2_1_sh_mask.h20669 #define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK … macro