Home
last modified time | relevance | path

Searched refs:VM_CONTEXT0_PAGE_TABLE_BASE_ADDR (Results 1 – 10 of 10) sorted by relevance

/trueos/sys/dev/drm2/radeon/
HDni.c833 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); in cayman_pcie_gart_enable()
852 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i << 2), in cayman_pcie_gart_enable()
2002 radeon_ring_write(ring, PACKET0(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2), 0)); in cayman_vm_flush()
2026 radeon_ring_write(ring, (0xf << 16) | ((VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2)) >> 2)); in cayman_dma_vm_flush()
HDnid.h127 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153C macro
HDrv770d.h347 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153C macro
HDsid.h148 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c macro
HDsi.c2518 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); in si_pcie_gart_enable()
2539 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i << 2), in si_pcie_gart_enable()
3088 (VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2)) >> 2); in si_vm_flush()
3126 radeon_ring_write(ring, (0xf << 16) | ((VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2)) >> 2)); in si_dma_vm_flush()
HDrv770.c165 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); in rv770_pcie_gart_enable()
HDevergreend.h709 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153C macro
HDr600d.h573 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574 macro
HDevergreen.c1282 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); in evergreen_pcie_gart_enable()
HDr600.c930 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); in r600_pcie_gart_enable()