Home
last modified time | relevance | path

Searched refs:IXGB_WRITE_REG (Results 1 – 4 of 4) sorted by relevance

/trueos/sys/dev/ixgb/
HDixgb_ee.c65 IXGB_WRITE_REG(hw, EECD, *eecd_reg); in ixgb_raise_clock()
84 IXGB_WRITE_REG(hw, EECD, *eecd_reg); in ixgb_lower_clock()
122 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_shift_out_bits()
135 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_shift_out_bits()
196 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_setup_eeprom()
200 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_setup_eeprom()
218 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_standby_eeprom()
223 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_standby_eeprom()
228 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_standby_eeprom()
233 IXGB_WRITE_REG(hw, EECD, eecd_reg); in ixgb_standby_eeprom()
[all …]
HDixgb_hw.c81 IXGB_WRITE_REG(hw, CTRL0, ctrl_reg); in ixgb_mac_reset()
132 IXGB_WRITE_REG(hw, IMC, 0xFFFFFFFF); in ixgb_adapter_stop()
138 IXGB_WRITE_REG(hw, RCTL, IXGB_READ_REG(hw, RCTL) & ~IXGB_RCTL_RXEN); in ixgb_adapter_stop()
139 IXGB_WRITE_REG(hw, TCTL, IXGB_READ_REG(hw, TCTL) & ~IXGB_TCTL_TXEN); in ixgb_adapter_stop()
153 IXGB_WRITE_REG(hw, IMC, 0xffffffff); in ixgb_adapter_stop()
294 IXGB_WRITE_REG(hw, CTRL1, IXGB_CTRL1_EE_RST); in ixgb_init_hw()
693 IXGB_WRITE_REG(hw, CTRL0, ctrl_reg); in ixgb_setup_fc()
696 IXGB_WRITE_REG(hw, PAP, pap_reg); in ixgb_setup_fc()
706 IXGB_WRITE_REG(hw, FCRTL, 0); in ixgb_setup_fc()
707 IXGB_WRITE_REG(hw, FCRTH, 0); in ixgb_setup_fc()
[all …]
HDif_ixgb.c721 IXGB_WRITE_REG(&adapter->hw, MFS, in ixgb_init_locked()
725 IXGB_WRITE_REG(&adapter->hw, CTRL0, temp_reg); in ixgb_init_locked()
853 IXGB_WRITE_REG(&adapter->hw, IMC, IXGB_INT_RXDMT0); in ixgb_intr()
854 IXGB_WRITE_REG(&adapter->hw, IMS, IXGB_INT_RXDMT0); in ixgb_intr()
1033 IXGB_WRITE_REG(&adapter->hw, TDT, i);
1049 IXGB_WRITE_REG(&adapter->hw, RCTL, reg_rctl);
1053 IXGB_WRITE_REG(&adapter->hw, RCTL, reg_rctl);
1067 IXGB_WRITE_REG(&adapter->hw, RCTL, reg_rctl);
1113 IXGB_WRITE_REG(&adapter->hw, RCTL, reg_rctl);
1558 IXGB_WRITE_REG(&adapter->hw, TDBAL,
[all …]
HDif_ixgb_osdep.h103 #define IXGB_WRITE_REG(a, reg, value) (\ macro