Home
last modified time | relevance | path

Searched refs:CopyFromReg (Results 1 – 16 of 16) sorted by relevance

/trueos/contrib/llvm/lib/CodeGen/SelectionDAG/
HDResourcePriorityQueue.cpp89 case ISD::CopyFromReg: NumberDeps++; break; in numberRCValPredInSU()
126 case ISD::CopyFromReg: break; in numberRCValSuccInSU()
457 case ISD::CopyFromReg: in SUSchedulingCost()
563 case ISD::CopyFromReg: in initNumRegDefsLeft()
HDScheduleDAGRRList.cpp288 if (!Node->isMachineOpcode() && Node->getOpcode() == ISD::CopyFromReg) { in GetCostForDef()
681 case ISD::CopyFromReg: in EmitNode()
2136 if (PN->getOpcode() == ISD::CopyFromReg) { in unscheduledNode()
2230 PredSU->getNode()->getOpcode() == ISD::CopyFromReg) { in hasOnlyLiveInOpers()
2304 assert(PredSU->getNode()->getOpcode() == ISD::CopyFromReg && in resetVRegCycle()
2322 I->getSUnit()->getNode()->getOpcode() == ISD::CopyFromReg) { in hasVRegCycleUse()
2854 if (N->getOpcode() == ISD::CopyFromReg && in PrescheduleNodesWithMultipleUses()
HDInstrEmitter.cpp351 Op.getNode()->getOpcode() != ISD::CopyFromReg && in AddRegisterOperand()
831 if (F->getOpcode() == ISD::CopyFromReg) { in EmitMachineNode()
896 case ISD::CopyFromReg: { in EmitSpecialNode()
HDSelectionDAGDumper.cpp126 case ISD::CopyFromReg: return "CopyFromReg"; in getOperationName()
HDScheduleDAGSDNodes.cpp537 if (Node->getOpcode() == ISD::CopyFromReg) in InitNodeNumDefs()
HDSelectionDAGISel.cpp1941 UserOpcode == ISD::CopyFromReg || in WalkChainUsers()
2375 case ISD::CopyFromReg: in SelectCodeCommon()
HDSelectionDAGBuilder.cpp4466 if (CFR.getOpcode() == ISD::CopyFromReg) in getTruncatedArgReg()
4500 if (N.getOpcode() == ISD::CopyFromReg) in EmitFuncArgumentDbgValue()
6881 if (hasDef && (CallEnd->getOpcode() == ISD::CopyFromReg)) in visitPatchpoint()
7187 assert((Op.getOpcode() != ISD::CopyFromReg || in CopyValueToVirtualRegister()
7411 if (!TM.Options.EnableFastISel && Res.getOpcode() == ISD::CopyFromReg) { in LowerArguments()
/trueos/contrib/llvm/include/llvm/CodeGen/
HDISDOpcodes.h151 CopyFromReg, enumerator
HDSelectionDAG.h517 return getNode(ISD::CopyFromReg, dl, VTs, Ops, 2);
527 return getNode(ISD::CopyFromReg, dl, VTs, Ops, Glue.getNode() ? 3 : 2);
/trueos/contrib/llvm/lib/Target/MSP430/
HDMSP430InstrInfo.td294 // register. Truncate can be lowered to EXTRACT_SUBREG, and CopyFromReg may
300 N->getOpcode() != ISD::CopyFromReg;
/trueos/contrib/llvm/lib/Target/R600/
HDSIISelLowering.cpp982 case ISD::CopyFromReg: { in getRegClassForNode()
/trueos/contrib/llvm/lib/Target/X86/
HDX86InstrCompiler.td1159 // register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may
1166 N->getOpcode() != ISD::CopyFromReg &&
HDX86ISelDAGToDAG.cpp1151 RHS.getNode()->getOpcode() == ISD::CopyFromReg || in MatchAddressRecursively()
HDX86ISelLowering.cpp2997 if (Arg.getOpcode() == ISD::CopyFromReg) { in MatchingStackOffset()
10375 T1.getOpcode() != ISD::CopyFromReg && T2.getOpcode()!=ISD::CopyFromReg){ in LowerSELECT()
/trueos/contrib/llvm/lib/Target/Sparc/
HDSparcISelLowering.cpp1279 if (SrcReg->getReg() == Reg && Chain->getOpcode() == ISD::CopyFromReg) in LowerCall_64()
/trueos/contrib/llvm/lib/Target/ARM/
HDARMISelLowering.cpp1918 if (Arg.getOpcode() == ISD::CopyFromReg) { in MatchingStackOffset()