Home
last modified time | relevance | path

Searched refs:AR_IMR_S2_QCU_TXURN (Results 1 – 8 of 8) sorted by relevance

/trueos/sys/dev/ath/ath_hal/ar5211/
HDar5211reg.h455 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */ macro
HDar5211_xmit.c191 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()
HDar5211_reset.c494 OS_REG_WRITE(ah, AR_IMR_S2, (AR_IMR_S2_QCU_TXURN & AR_QCU_0)); in ar5211Reset()
/trueos/sys/dev/ath/ath_hal/ar5212/
HDar5212reg.h527 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */ macro
HDar5212_xmit.c224 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()
/trueos/sys/contrib/dev/ath/ath_hal/ar9300/
HDar9300_xmit.c240 AR_IMR_S2, AR_IMR_S2_QCU_TXURN, ahp->ah_tx_urn_interrupt_mask); in set_tx_q_interrupts()
HDar9300reg.h367 #define AR_IMR_S2_QCU_TXURN 0x000003FF // Mask for TXURN (QCU 0-9) macro
/trueos/sys/dev/ath/ath_hal/ar5416/
HDar5416_xmit.c1229 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask); in setTxQInterrupts()