Home
last modified time | relevance | path

Searched refs:status_mask (Results 1 – 3 of 3) sorted by relevance

/openbsd/src/sys/dev/pci/drm/i915/display/
Dintel_display_irq.c185 u32 status_mask = dev_priv->display.irq.pipestat_irq_mask[pipe]; in i915_pipestat_enable_mask() local
186 u32 enable_mask = status_mask << 16; in i915_pipestat_enable_mask()
198 status_mask & PIPE_A_PSR_STATUS_VLV)) in i915_pipestat_enable_mask()
205 status_mask & PIPE_B_PSR_STATUS_VLV)) in i915_pipestat_enable_mask()
211 if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV) in i915_pipestat_enable_mask()
213 if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV) in i915_pipestat_enable_mask()
219 status_mask & ~PIPESTAT_INT_STATUS_MASK, in i915_pipestat_enable_mask()
221 pipe_name(pipe), enable_mask, status_mask); in i915_pipestat_enable_mask()
227 enum pipe pipe, u32 status_mask) in i915_enable_pipestat() argument
232 drm_WARN_ONCE(&dev_priv->drm, status_mask & ~PIPESTAT_INT_STATUS_MASK, in i915_enable_pipestat()
[all …]
Dintel_display_irq.h69 void i915_enable_pipestat(struct drm_i915_private *i915, enum pipe pipe, u32 status_mask);
70 void i915_disable_pipestat(struct drm_i915_private *i915, enum pipe pipe, u32 status_mask);
/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dvi.c1059 u32 status_mask; in vi_set_vce_clocks() local
1065 status_mask = 0x00010000; in vi_set_vce_clocks()
1070 status_mask = CG_ECLK_STATUS__ECLK_STATUS_MASK; in vi_set_vce_clocks()
1081 if (RREG32_SMC(reg_status) & status_mask) in vi_set_vce_clocks()
1095 if (RREG32_SMC(reg_status) & status_mask) in vi_set_vce_clocks()