Home
last modified time | relevance | path

Searched refs:regSPI_GDBG_WAVE_CNTL (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_4_3_offset.h3180 #define regSPI_GDBG_WAVE_CNTL … macro
Dgc_9_4_2_offset.h6006 #define regSPI_GDBG_WAVE_CNTL … macro
Dgc_11_5_0_offset.h5173 #define regSPI_GDBG_WAVE_CNTL … macro
Dgc_12_0_0_offset.h9283 #define regSPI_GDBG_WAVE_CNTL … macro
Dgc_11_0_3_offset.h6678 #define regSPI_GDBG_WAVE_CNTL … macro
Dgc_11_0_0_offset.h6350 #define regSPI_GDBG_WAVE_CNTL … macro