Home
last modified time | relevance | path

Searched refs:regSDMA0_RLC_CGCG_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dgfx_v12_0.c3951 data = RREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL); in gfx_v12_0_update_coarse_grain_clock_gating()
3953 WREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL, data); in gfx_v12_0_update_coarse_grain_clock_gating()
3985 data = RREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL); in gfx_v12_0_update_coarse_grain_clock_gating()
3987 WREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL, data); in gfx_v12_0_update_coarse_grain_clock_gating()
Dgfx_v11_0.c5246 data = RREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL); in gfx_v11_0_update_coarse_grain_clock_gating()
5248 WREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL, data); in gfx_v11_0_update_coarse_grain_clock_gating()
5280 data = RREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL); in gfx_v11_0_update_coarse_grain_clock_gating()
5282 WREG32_SOC15(GC, 0, regSDMA0_RLC_CGCG_CTRL, data); in gfx_v11_0_update_coarse_grain_clock_gating()
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h152 #define regSDMA0_RLC_CGCG_CTRL … macro
Dgc_12_0_0_offset.h140 #define regSDMA0_RLC_CGCG_CTRL … macro
Dgc_11_0_3_offset.h150 #define regSDMA0_RLC_CGCG_CTRL … macro
Dgc_11_0_0_offset.h150 #define regSDMA0_RLC_CGCG_CTRL … macro