Home
last modified time | relevance | path

Searched refs:regSDMA0_QUEUE_STATUS0 (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dsdma_v7_0.c89 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE_STATUS0),
Dsdma_v6_0.c89 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE_STATUS0),
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h78 #define regSDMA0_QUEUE_STATUS0 macro
Dgc_12_0_0_offset.h72 #define regSDMA0_QUEUE_STATUS0 macro
Dgc_11_0_3_offset.h76 #define regSDMA0_QUEUE_STATUS0 macro
Dgc_11_0_0_offset.h76 #define regSDMA0_QUEUE_STATUS0 macro