Home
last modified time | relevance | path

Searched refs:regSDMA0_QUEUE1_MIDCMD_DATA5 (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h353 #define regSDMA0_QUEUE1_MIDCMD_DATA5 … macro
Dgc_12_0_0_offset.h346 #define regSDMA0_QUEUE1_MIDCMD_DATA5 … macro
Dgc_11_0_3_offset.h354 #define regSDMA0_QUEUE1_MIDCMD_DATA5 … macro
Dgc_11_0_0_offset.h348 #define regSDMA0_QUEUE1_MIDCMD_DATA5 … macro