Home
last modified time | relevance | path

Searched refs:regSDMA0_CHICKEN_BITS_2_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h129 #define regSDMA0_CHICKEN_BITS_2_BASE_IDX … macro
Dgc_12_0_0_offset.h121 #define regSDMA0_CHICKEN_BITS_2_BASE_IDX … macro
Dgc_11_0_3_offset.h127 #define regSDMA0_CHICKEN_BITS_2_BASE_IDX … macro
Dgc_11_0_0_offset.h127 #define regSDMA0_CHICKEN_BITS_2_BASE_IDX … macro