Home
last modified time | relevance | path

Searched refs:regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h3690 #define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX … macro
Dgc_12_0_0_offset.h3957 #define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX … macro
Dgc_11_0_3_offset.h4941 #define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX … macro
Dgc_11_0_0_offset.h4717 #define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX … macro