Searched refs:regCP_HQD_EOP_CONTROL (Results 1 – 9 of 9) sorted by relevance
| /openbsd/src/sys/dev/pci/drm/amd/amdgpu/ |
| D | gfx_v9_4_3.c | 142 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_CONTROL),
1827 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_EOP_CONTROL); in gfx_v9_4_3_xcc_mqd_init()
1947 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_EOP_CONTROL, in gfx_v9_4_3_xcc_kiq_init_register()
|
| D | gfx_v12_0.c | 154 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_CONTROL),
3010 tmp = RREG32_SOC15(GC, 0, regCP_HQD_EOP_CONTROL); in gfx_v12_0_compute_mqd_init()
3139 WREG32_SOC15(GC, 0, regCP_HQD_EOP_CONTROL, in gfx_v12_0_kiq_init_register()
|
| D | gfx_v11_0.c | 194 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_CONTROL),
4065 tmp = RREG32_SOC15(GC, 0, regCP_HQD_EOP_CONTROL); in gfx_v11_0_compute_mqd_init()
4195 WREG32_SOC15(GC, 0, regCP_HQD_EOP_CONTROL, in gfx_v11_0_kiq_init_register()
|
| /openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/ |
| D | gc_9_4_3_offset.h | 3364 #define regCP_HQD_EOP_CONTROL … macro
|
| D | gc_9_4_2_offset.h | 775 #define regCP_HQD_EOP_CONTROL … macro
|
| D | gc_11_5_0_offset.h | 3655 #define regCP_HQD_EOP_CONTROL … macro
|
| D | gc_12_0_0_offset.h | 3922 #define regCP_HQD_EOP_CONTROL … macro
|
| D | gc_11_0_3_offset.h | 4906 #define regCP_HQD_EOP_CONTROL … macro
|
| D | gc_11_0_0_offset.h | 4682 #define regCP_HQD_EOP_CONTROL … macro
|