Home
last modified time | relevance | path

Searched refs:regCP_GFX_HQD_IQ_TIMER (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h3417 #define regCP_GFX_HQD_IQ_TIMER … macro
Dgc_12_0_0_offset.h3724 #define regCP_GFX_HQD_IQ_TIMER … macro
Dgc_11_0_3_offset.h4668 #define regCP_GFX_HQD_IQ_TIMER … macro
Dgc_11_0_0_offset.h4444 #define regCP_GFX_HQD_IQ_TIMER … macro