Home
last modified time | relevance | path

Searched refs:regCP_GFX_HQD_HQ_STATUS0_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h3420 #define regCP_GFX_HQD_HQ_STATUS0_BASE_IDX … macro
Dgc_12_0_0_offset.h3727 #define regCP_GFX_HQD_HQ_STATUS0_BASE_IDX … macro
Dgc_11_0_3_offset.h4671 #define regCP_GFX_HQD_HQ_STATUS0_BASE_IDX … macro
Dgc_11_0_0_offset.h4447 #define regCP_GFX_HQD_HQ_STATUS0_BASE_IDX … macro