Home
last modified time | relevance | path

Searched refs:regCP_GFX_HPD_STATUS0 (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h3353 #define regCP_GFX_HPD_STATUS0 … macro
Dgc_12_0_0_offset.h3660 #define regCP_GFX_HPD_STATUS0 … macro
Dgc_11_0_3_offset.h4604 #define regCP_GFX_HPD_STATUS0 … macro
Dgc_11_0_0_offset.h4380 #define regCP_GFX_HPD_STATUS0 … macro
/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dgfx_v12_0.c82 SOC15_REG_ENTRY_STR(GC, 0, regCP_GFX_HPD_STATUS0),
Dgfx_v11_0.c117 SOC15_REG_ENTRY_STR(GC, 0, regCP_GFX_HPD_STATUS0),