Home
last modified time | relevance | path

Searched refs:regCPG_UTCL1_CNTL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_4_3_offset.h2777 #define regCPG_UTCL1_CNTL_BASE_IDX … macro
Dgc_9_4_2_offset.h326 #define regCPG_UTCL1_CNTL_BASE_IDX … macro
Dgc_11_5_0_offset.h3086 #define regCPG_UTCL1_CNTL_BASE_IDX … macro
Dgc_12_0_0_offset.h3449 #define regCPG_UTCL1_CNTL_BASE_IDX … macro
Dgc_11_0_3_offset.h4323 #define regCPG_UTCL1_CNTL_BASE_IDX … macro
Dgc_11_0_0_offset.h4107 #define regCPG_UTCL1_CNTL_BASE_IDX … macro