Home
last modified time | relevance | path

Searched refs:rdmsr (Results 1 – 25 of 53) sorted by relevance

123

/openbsd/src/sys/arch/loongson/dev/
Dglx.c99 msr = rdmsr(DIVIL_BALL_OPTS); /* 0x71 */ in glx_init()
106 msr = rdmsr(PIC_YSEL_LOW); in glx_init()
113 msr = rdmsr(PIC_YSEL_HIGH); in glx_init()
122 rdmsr(uint msr) in rdmsr() function
252 msr = rdmsr(GLPCI_GLD_MSR_ERROR); in glx_get_status()
308 msr = rdmsr(DIVIL_LBAR_SMB); in glx_fn0_read()
313 msr = rdmsr(GLCP_CHIP_REV_ID); in glx_fn0_read()
319 msr = rdmsr(GLPCI_CTRL); in glx_fn0_read()
339 data = (pcireg_t)rdmsr(pcib_bar_msr[index]); in glx_fn0_read()
368 msr = rdmsr(pcib_bar_msr[index]); in glx_fn0_write()
[all …]
Dglxclk.c113 wa = rdmsr(MSR_LBAR_MFGPT); in glxclk_attach()
153 wa = rdmsr(MFGPT_IRQ); in glxclk_attach()
160 wa = rdmsr(PIC_ZSEL_LOW); in glxclk_attach()
/openbsd/src/sys/arch/amd64/amd64/
Didentcpu.c107 (rdmsr(MSR_TEMPERATURE_TARGET_UNDOCUMENTED) & in intelcore_update_sensor()
120 rdmsr(MSR_TEMPERATURE_TARGET)); in intelcore_update_sensor()
122 msr = rdmsr(MSR_THERM_STATUS); in intelcore_update_sensor()
157 mperf = rdmsr(MSR_MPERF); in cpu_hz_update_sensor()
158 aperf = rdmsr(MSR_APERF); in cpu_hz_update_sensor()
206 msreg = rdmsr(0x110B); in via_nano_setup()
218 msreg = rdmsr(0x1107); in via_nano_setup()
231 msreg = rdmsr(0x1107); in via_nano_setup()
244 msreg = rdmsr(0x1107); in via_nano_setup()
257 msreg = rdmsr(0x1107); in via_nano_setup()
[all …]
Dest.c114 msr = rdmsr(MSR_EBC_FREQUENCY_ID); in p4_get_bus_clock()
166 msr = rdmsr(MSR_FSB_FREQ); in p3_get_bus_clock()
196 msr = rdmsr(MSR_FSB_FREQ); in p3_get_bus_clock()
227 printf(" (0x%llx)\n", rdmsr(MSR_EBL_CR_POWERON)); in p3_get_bus_clock()
287 msr = rdmsr(MSR_PERF_STATUS); in est_acpi_pss_changed()
364 msr = rdmsr(MSR_PERF_STATUS); in est_init()
496 msr = rdmsr(MSR_PERF_CTL); in est_setperf()
Dacpi_wakecode.S203 rdmsr
772 rdmsr
778 rdmsr
783 rdmsr
788 rdmsr
793 rdmsr
798 rdmsr
803 rdmsr
808 rdmsr
Damd64_mem.c168 msrv = rdmsr(msr); in mrfetch()
184 msrv = rdmsr(msr); in mrfetch()
200 msrv = rdmsr(msr); in mrfetch()
218 msrv = rdmsr(msr); in mrfetch()
224 msrv = rdmsr(msr + 1); in mrfetch()
309 wrmsr(MSR_MTRRdefType, rdmsr(MSR_MTRRdefType) & ~0x800); in mrstoreone()
535 mtrrcap = rdmsr(MSR_MTRRcap); in mrinit()
536 mtrrdef = rdmsr(MSR_MTRRdefType); in mrinit()
Ducode.c159 level = rdmsr(MSR_PATCH_LEVEL); in cpu_ucode_amd_apply()
210 level = rdmsr(MSR_PATCH_LEVEL); in cpu_ucode_amd_apply()
274 uint64_t platform_id = (rdmsr(MSR_PLATFORM_ID) >> 50) & 7; in cpu_ucode_intel_find()
410 rev = rdmsr(MSR_BIOS_SIGN); in cpu_ucode_intel_rev()
Dmptramp.S143 rdmsr
201 rdmsr
205 rdmsr
Dvmm_support.S464 rdmsr
469 rdmsr
474 rdmsr
482 rdmsr
487 rdmsr
492 rdmsr
Dpowernow-k8.c159 *status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_read_pending_wait()
195 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_transition()
352 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_acpi_pss_changed()
478 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8_powernow_init()
Dpctr.c68 st->pctr_fn[i] = rdmsr(reg + i); in pctrrd()
217 fn = rdmsr(msrsel + i); in pctr_reload()
Dcpu.c206 (rdmsr(MSR_ARCH_CAPABILITIES) & ARCH_CAP_IBRS_ALL)) { in replacemeltdown()
315 cap = rdmsr(MSR_ARCH_CAPABILITIES); in replacemds()
1252 msr = rdmsr(IA32_DEBUG_INTERFACE); in cpu_fix_msrs()
1280 nmsr = msr = rdmsr(MSR_DE_CFG); in cpu_fix_msrs()
1287 nmsr = msr = rdmsr(MSR_DE_CFG); in cpu_fix_msrs()
1296 msr = rdmsr(MSR_S_CET); in cpu_fix_msrs()
1316 msr = rdmsr(MSR_ARCH_CAPABILITIES); in cpu_tsx_disable()
1318 msr = rdmsr(MSR_TSX_CTRL); in cpu_tsx_disable()
/openbsd/src/sys/arch/i386/i386/
Dpctr.c45 msr11 = rdmsr(P5MSR_CTRSEL); in p5ctrrd()
50 st->pctr_hwc[0] = rdmsr(P5MSR_CTR0); in p5ctrrd()
51 st->pctr_hwc[1] = rdmsr(P5MSR_CTR1); in p5ctrrd()
63 st->pctr_fn[i] = rdmsr(reg + i); in pctrrd()
134 msr11 = rdmsr(P5MSR_CTRSEL); in p5ctrsel()
Damdmsr.c72 gld_msr_cap = rdmsr(GLX_CPU_GLD_MSR_CAP); in amdmsr_probe()
74 gld_msr_cap = rdmsr(GLX_GP_GLD_MSR_CAP); in amdmsr_probe()
132 req->val = rdmsr(req->addr); in amdmsrioctl()
Di686_mem.c167 msrv = rdmsr(msr); in mrfetch()
183 msrv = rdmsr(msr); in mrfetch()
199 msrv = rdmsr(msr); in mrfetch()
217 msrv = rdmsr(msr); in mrfetch()
223 msrv = rdmsr(msr + 1); in mrfetch()
308 wrmsr(MSR_MTRRdefType, rdmsr(MSR_MTRRdefType) & ~MTRRdefType_ENABLE); in mrstoreone()
534 mtrrcap = rdmsr(MSR_MTRRcap); in mrinit()
535 mtrrdef = rdmsr(MSR_MTRRdefType); in mrinit()
Dmachdep.c1072 if (rdmsr(MSR_MISC_ENABLE) & (1 << 16)) in cyrix3_setperf_setup()
1168 msreg = rdmsr(0x110B); in cyrix3_cpu_setup()
1180 msreg = rdmsr(0x1107); in cyrix3_cpu_setup()
1193 msreg = rdmsr(0x1107); in cyrix3_cpu_setup()
1206 msreg = rdmsr(0x1107); in cyrix3_cpu_setup()
1219 msreg = rdmsr(0x1107); in cyrix3_cpu_setup()
1243 msr = rdmsr(MSR_C7M_TMTEMPERATURE); in via_update_sensor()
1246 msr = rdmsr(MSR_CENT_TMTEMPERATURE); in via_update_sensor()
1417 (rdmsr(MSR_TEMPERATURE_TARGET_UNDOCUMENTED) & in intelcore_update_sensor()
1430 rdmsr(MSR_TEMPERATURE_TARGET)); in intelcore_update_sensor()
[all …]
Dp4tcc.c124 msreg = rdmsr(MSR_THERM_CONTROL); in p4tcc_setperf()
129 vet = rdmsr(MSR_THERM_CONTROL); in p4tcc_setperf()
Dpowernow-k7.c168 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k7_powernow_setperf()
178 ctl = rdmsr(MSR_AMDK7_FIDVID_CTL) & PN7_CTR_FIDCHRATIO; in k7_powernow_setperf()
200 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k7_powernow_setperf()
340 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k7pnow_acpi_pss_changed()
417 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k7_powernow_init()
Dlongrun.c110 msrinfo.msr = rdmsr(MSR_TMx86_LONGRUN); in longrun_setperf()
115 msrinfo.msr = rdmsr(MSR_TMx86_LONGRUN_FLAGS); in longrun_setperf()
Dk6_mem.c108 reg = rdmsr(UWCCR); in k6_mrinit()
166 reg = rdmsr(UWCCR); in k6_mrset()
192 reg = rdmsr(UWCCR); in k6_mrinit_cpu()
Ducode.c182 level = rdmsr(MSR_PATCH_LEVEL); in cpu_ucode_amd_apply()
233 level = rdmsr(MSR_PATCH_LEVEL); in cpu_ucode_amd_apply()
297 uint64_t platform_id = (rdmsr(MSR_PLATFORM_ID) >> 50) & 7; in cpu_ucode_intel_find()
433 rev = rdmsr(MSR_BIOS_SIGN); in cpu_ucode_intel_rev()
Dpowernow-k8.c161 *status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_read_pending_wait()
197 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_transition()
405 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8pnow_acpi_pss_changed()
482 status = rdmsr(MSR_AMDK7_FIDVID_STATUS); in k8_powernow_init()
/openbsd/src/sys/dev/pci/
Dglxpcib.c297 (int)rdmsr(AMD5536_REV) & AMD5536_REV_MASK, in glxpcib_attach()
303 wa = rdmsr(MSR_LBAR_MFGPT); in glxpcib_attach()
320 ga = rdmsr(MSR_LBAR_GPIO); in glxpcib_attach()
356 sa = rdmsr(MSR_LBAR_SMB); in glxpcib_attach()
398 sa = rdmsr(MSR_LBAR_PMS); in glxpcib_attach()
444 sc->sc_msrsave[i] = rdmsr(glxpcib_msrlist[i]); in glxpcib_activate()
474 return rdmsr(AMD5536_TMC); in glxpcib_get_timecount()
493 rdmsr(AMD5536_MFGPT_NR) | AMD5536_MFGPT0_C2_RSTEN); in glxpcib_wdogctl_cb()
496 rdmsr(AMD5536_MFGPT_NR) & ~AMD5536_MFGPT0_C2_RSTEN); in glxpcib_wdogctl_cb()
/openbsd/src/sys/arch/i386/isa/
Dclock.c374 msr = rdmsr(MSR_PERF_FIXED_CTR_CTRL); in calibrate_cyclecounter_ctr()
383 msr = rdmsr(MSR_PERF_GLOBAL_CTRL) | MSR_PERF_GLOBAL_CTR1_EN; in calibrate_cyclecounter_ctr()
386 last_count = rdmsr(MSR_PERF_FIXED_CTR1); in calibrate_cyclecounter_ctr()
388 count = rdmsr(MSR_PERF_FIXED_CTR1); in calibrate_cyclecounter_ctr()
390 msr = rdmsr(MSR_PERF_FIXED_CTR_CTRL); in calibrate_cyclecounter_ctr()
394 msr = rdmsr(MSR_PERF_GLOBAL_CTRL); in calibrate_cyclecounter_ctr()
/openbsd/src/sys/arch/i386/include/
Dcpufunc.h65 static __inline u_int64_t rdmsr(u_int);
239 rdmsr(u_int msr) in rdmsr() function

123