Home
last modified time | relevance | path

Searched refs:pcycles (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/fdt/
Dimxpwm.c135 uint64_t dcycles, pcycles, prescale, pwmclk; in imxpwm_get_state() local
147 pcycles = HREAD4(sc, PWM_PR); in imxpwm_get_state()
148 if (pcycles >= PWM_PR_MAX) in imxpwm_get_state()
149 pcycles = PWM_PR_MAX; in imxpwm_get_state()
150 pcycles = (pcycles + 2) * NS_PER_S; in imxpwm_get_state()
151 pcycles = (pcycles + (pwmclk / 2)) / pwmclk; in imxpwm_get_state()
160 ps->ps_period = pcycles; in imxpwm_get_state()
170 uint64_t dcycles, pcycles, prescale; in imxpwm_set_state() local
174 pcycles = sc->sc_clkin; in imxpwm_set_state()
175 pcycles = (pcycles * ps->ps_period) / NS_PER_S; in imxpwm_set_state()
[all …]
Dqcpwm.c141 uint64_t pcycles, dcycles; in qcpwm_get_state() local
171 pcycles = (NS_PER_S * PWM_RESOLUTION * prediv * (1 << exp)); in qcpwm_get_state()
172 pcycles = (pcycles + refclk - 1) / refclk; in qcpwm_get_state()
176 ps->ps_period = pcycles; in qcpwm_get_state()
185 uint64_t dcycles, pcycles, acycles, diff = UINT64_MAX; in qcpwm_set_state() local
195 pcycles = ps->ps_period; in qcpwm_set_state()
200 if (pcycles * qcpwm_clk_rates[i] < in qcpwm_set_state()
204 m = flsl((pcycles * qcpwm_clk_rates[i]) / in qcpwm_set_state()
213 if (pcycles - acycles < diff) { in qcpwm_set_state()
214 diff = pcycles - acycles; in qcpwm_set_state()
[all …]
/openbsd/src/gnu/usr.bin/gcc/gcc/config/mips/
D5500.md80 ;; Divide algorithm is early out with best latency of 7 pcycles.
Dsr71k.md228 ;; Divide algorithm is early out with best latency of 7 pcycles.
/openbsd/src/gnu/gcc/gcc/config/mips/
D5500.md117 ;; Divide algorithm is early out with best latency of 7 pcycles.
Dsr71k.md210 ;; Divide algorithm is early out with best latency of 7 pcycles.