Home
last modified time | relevance | path

Searched refs:num_writer_wm_sets (Results 1 – 7 of 7) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/display/dc/
Ddm_pp_smu.h93 unsigned int num_writer_wm_sets; member
/openbsd/src/sys/dev/pci/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c1072 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in renoir_set_watermarks_table()
1092 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in renoir_set_watermarks_table()
/openbsd/src/sys/dev/pci/drm/amd/display/amdgpu_dm/
Damdgpu_dm_pp_smu.c475 wm_with_clock_ranges.num_wm_mcif_sets = ranges->num_writer_wm_sets; in pp_rv_set_wm_ranges()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c503 ranges->num_writer_wm_sets = 1; in build_watermark_ranges()
/openbsd/src/sys/dev/pci/drm/amd/pm/swsmu/smu11/
Dvangogh_ppt.c1614 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in vangogh_set_watermarks_table()
1631 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in vangogh_set_watermarks_table()
Dnavi10_ppt.c2178 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in navi10_set_watermarks_table()
2195 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in navi10_set_watermarks_table()
Dsienna_cichlid_ppt.c1884 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in sienna_cichlid_set_watermarks_table()
1901 for (i = 0; i < clock_ranges->num_writer_wm_sets; i++) { in sienna_cichlid_set_watermarks_table()