Home
last modified time | relevance | path

Searched refs:num_states (Results 1 – 24 of 24) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/dcn20/
Ddcn20_fpu.c292 .num_states = 5,
403 .num_states = 5,
514 .num_states = 5,
765 .num_states = 8
1852 unsigned int num_states) in dcn20_update_bounding_box() argument
1860 if (num_states == 0) in dcn20_update_bounding_box()
1876 for (i = 0; i < num_states; i++) { in dcn20_update_bounding_box()
1907 bb->num_states = num_calculated_states; in dcn20_update_bounding_box()
1911 bb->clock_limits[num_calculated_states].state = bb->num_states; in dcn20_update_bounding_box()
1922 for (i = 0; i < bb->num_states; i++) { in dcn20_cap_soc_clocks()
[all …]
Ddcn20_fpu.h61 unsigned int num_states);
Ddisplay_mode_vba_20.c1260 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2598 for (k = 0; k <= mode_lib->vba.soc.num_states; k++) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3441 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20_ModeSupportAndSystemConfigurationFull()
3523 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20_ModeSupportAndSystemConfigurationFull()
3874 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20_ModeSupportAndSystemConfigurationFull()
3889 && i == mode_lib->vba.soc.num_states) in dml20_ModeSupportAndSystemConfigurationFull()
3896 && i == mode_lib->vba.soc.num_states) in dml20_ModeSupportAndSystemConfigurationFull()
3970 if (i != mode_lib->vba.soc.num_states) { in dml20_ModeSupportAndSystemConfigurationFull()
4002 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20_ModeSupportAndSystemConfigurationFull()
4019 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20_ModeSupportAndSystemConfigurationFull()
[all …]
Ddisplay_mode_vba_20v2.c1320 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2671 for (k = 0; k <= mode_lib->vba.soc.num_states; k++) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3548 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20v2_ModeSupportAndSystemConfigurationFull()
3630 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20v2_ModeSupportAndSystemConfigurationFull()
3981 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20v2_ModeSupportAndSystemConfigurationFull()
3983 mode_lib->vba.MaxDispclk[mode_lib->vba.soc.num_states], in dml20v2_ModeSupportAndSystemConfigurationFull()
4000 && i == mode_lib->vba.soc.num_states) in dml20v2_ModeSupportAndSystemConfigurationFull()
4007 && i == mode_lib->vba.soc.num_states) in dml20v2_ModeSupportAndSystemConfigurationFull()
4084 if (i != mode_lib->vba.soc.num_states) { in dml20v2_ModeSupportAndSystemConfigurationFull()
4116 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml20v2_ModeSupportAndSystemConfigurationFull()
[all …]
/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Damdgpu_socbb.h78 uint32_t num_states; member
/openbsd/src/gnu/usr.bin/binutils-2.17/bfd/
Dxtensa-isa.c255 bfd_malloc (isa->num_states * sizeof (xtensa_lookup_entry)); in xtensa_isa_init()
257 for (n = 0; n < isa->num_states; n++) in xtensa_isa_init()
262 qsort (isa->state_lookup_table, isa->num_states, in xtensa_isa_init()
460 return intisa->num_states; in xtensa_isa_num_states()
1454 if ((ST) < 0 || (ST) >= (INTISA)->num_states) \
1476 if (intisa->num_states != 0) in xtensa_state_lookup()
1479 result = bsearch (&entry, intisa->state_lookup_table, intisa->num_states, in xtensa_state_lookup()
/openbsd/src/usr.bin/systat/
Dpftop.c112 size_t num_states = 0; variable
617 if (num_states <= 0) in sort_states()
620 mergesort(state_ord, num_states, sizeof(size_t), ordering->func); in sort_states()
652 num_disp = num_states; in select_states()
682 num_states = num_states_all; in read_states()
687 for (n = 0; n < num_states; n++) in read_states()
692 num_disp = num_states; in read_states()
/openbsd/src/gnu/usr.bin/binutils-2.17/include/
Dxtensa-isa-internal.h200 int num_states; member
DChangeLog392 iclasses, num_regfiles, regfiles, num_states, states,
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/dcn30/
Ddisplay_mode_vba_30.c1992 v->soc.clock_limits[mode_lib->soc.num_states - 1].dispclk_mhz, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3558 start_state = v->soc.num_states - 1; in dml30_ModeSupportAndSystemConfigurationFull()
3860 for (i = start_state; i < v->soc.num_states; i++) { in dml30_ModeSupportAndSystemConfigurationFull()
3869 …utODMCombine >= v->MaxDispclk[i] && v->MaxDispclk[i] == v->MaxDispclk[mode_lib->soc.num_states - 1] in dml30_ModeSupportAndSystemConfigurationFull()
3870 && v->MaxDppclk[i] == v->MaxDppclk[mode_lib->soc.num_states - 1])) { in dml30_ModeSupportAndSystemConfigurationFull()
3875 …MCombine2To1 >= v->MaxDispclk[i] && v->MaxDispclk[i] == v->MaxDispclk[mode_lib->soc.num_states - 1] in dml30_ModeSupportAndSystemConfigurationFull()
3876 && v->MaxDppclk[i] == v->MaxDppclk[mode_lib->soc.num_states - 1])) { in dml30_ModeSupportAndSystemConfigurationFull()
3881 …MCombine4To1 >= v->MaxDispclk[i] && v->MaxDispclk[i] == v->MaxDispclk[mode_lib->soc.num_states - 1] in dml30_ModeSupportAndSystemConfigurationFull()
3882 && v->MaxDppclk[i] == v->MaxDppclk[mode_lib->soc.num_states - 1])) { in dml30_ModeSupportAndSystemConfigurationFull()
3990 …(v->MaxDispclk[i] == v->MaxDispclk[v->soc.num_states - 1] && v->MaxDppclk[i] == v->MaxDppclk[v->so… in dml30_ModeSupportAndSystemConfigurationFull()
[all …]
Ddcn30_fpu.c138 .num_states = 1,
578 for (i = 0; i < dc->dml.soc.num_states; i++) { in dcn30_fpu_calculate_wm_and_dlg()
656 for (i = 0; i < dcn3_0_soc.num_states; i++) { in dcn30_fpu_update_bw_bounding_box()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/
Ddm_pp_smu.h230 unsigned int *clock_values_in_khz, unsigned int *num_states);
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/dcn21/
Ddisplay_mode_vba_21.c1644 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states - 1].dispclk_mhz, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3674 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml21_ModeSupportAndSystemConfigurationFull()
3716 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml21_ModeSupportAndSystemConfigurationFull()
4070 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml21_ModeSupportAndSystemConfigurationFull()
4072 mode_lib->vba.MaxDispclk[mode_lib->vba.soc.num_states], in dml21_ModeSupportAndSystemConfigurationFull()
4094 && i == mode_lib->vba.soc.num_states) in dml21_ModeSupportAndSystemConfigurationFull()
4101 && i == mode_lib->vba.soc.num_states) in dml21_ModeSupportAndSystemConfigurationFull()
4178 if (i != mode_lib->vba.soc.num_states) { in dml21_ModeSupportAndSystemConfigurationFull()
4210 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml21_ModeSupportAndSystemConfigurationFull()
4227 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in dml21_ModeSupportAndSystemConfigurationFull()
[all …]
/openbsd/src/usr.bin/lex/
Ddfa.c99 void check_trailing_context (int *nfa_states, int num_states, in check_trailing_context() argument
104 for (i = 1; i <= num_states; ++i) { in check_trailing_context()
/openbsd/src/sys/dev/pci/drm/amd/display/amdgpu_dm/
Damdgpu_dm_pp_smu.c709 unsigned int *clock_values_in_khz, unsigned int *num_states) in pp_nv_get_uclk_dpm_states() argument
717 num_states); in pp_nv_get_uclk_dpm_states()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/
Ddisplay_mode_structs.h187 unsigned int num_states; member
Ddisplay_mode_lib.c291 for (i = mode_lib->vba.soc.num_states; i >= 0; i--) { in dml_log_mode_support_params()
Ddisplay_mode_vba.c376 for (i = 0; i < mode_lib->vba.soc.num_states; i++) in fetch_socbb_params()
394 for (i = 0; i <= mode_lib->vba.soc.num_states; i++) { in fetch_socbb_params()
/openbsd/src/sys/dev/pci/drm/amd/pm/inc/
Damdgpu_dpm.h593 unsigned int *num_states);
/openbsd/src/sys/dev/pci/drm/amd/pm/
Damdgpu_dpm.c1854 unsigned int *num_states) in amdgpu_dpm_get_uclk_dpm_states() argument
1865 num_states); in amdgpu_dpm_get_uclk_dpm_states()
/openbsd/src/sys/dev/pci/drm/amd/include/
Dkgd_pp_interface.h461 unsigned int *num_states);
/openbsd/src/sys/dev/pci/drm/amd/pm/swsmu/smu11/
Dnavi10_ppt.c2301 … navi10_get_uclk_dpm_states(struct smu_context *smu, uint32_t *clocks_in_khz, uint32_t *num_states) in navi10_get_uclk_dpm_states() argument
2309 if (!clocks_in_khz || !num_states || !table_context->driver_pptable) in navi10_get_uclk_dpm_states()
2319 *num_states = num_discrete_levels; in navi10_get_uclk_dpm_states()
Dsienna_cichlid_ppt.c2051 …cichlid_get_uclk_dpm_states(struct smu_context *smu, uint32_t *clocks_in_khz, uint32_t *num_states) in sienna_cichlid_get_uclk_dpm_states() argument
2060 if (!clocks_in_khz || !num_states || !table_context->driver_pptable) in sienna_cichlid_get_uclk_dpm_states()
2071 *num_states = num_discrete_levels; in sienna_cichlid_get_uclk_dpm_states()
/openbsd/src/sys/dev/pci/drm/amd/pm/swsmu/
Damdgpu_smu.c3457 unsigned int *num_states) in smu_get_uclk_dpm_states() argument
3466 ret = smu->ppt_funcs->get_uclk_dpm_states(smu, clock_values_in_khz, num_states); in smu_get_uclk_dpm_states()