Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_M0 (Results 1 – 24 of 24) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h85 #define ixSQ_WAVE_M0 0x027C macro
Dgfx_7_0_d.h1920 #define ixSQ_WAVE_M0 0x27c macro
Dgfx_7_2_d.h1941 #define ixSQ_WAVE_M0 0x27c macro
Dgfx_8_1_d.h2108 #define ixSQ_WAVE_M0 0x27c macro
Dgfx_8_0_d.h2140 #define ixSQ_WAVE_M0 0x27c macro
/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dgfx_v6_0.c2991 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0); in gfx_v6_0_read_wave_data()
Dgfx_v7_0.c4095 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0); in gfx_v7_0_read_wave_data()
Dgfx_v9_4_3.c769 dst[(*no_fields)++] = wave_read_ind(adev, xcc_id, simd, wave, ixSQ_WAVE_M0); in gfx_v9_4_3_read_wave_data()
Dgfx_v12_0.c821 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_M0); in gfx_v12_0_read_wave_data()
Dgfx_v8_0.c5242 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0); in gfx_v8_0_read_wave_data()
Dgfx_v9_0.c1960 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0); in gfx_v9_0_read_wave_data()
Dgfx_v11_0.c993 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_M0); in gfx_v11_0_read_wave_data()
Dgfx_v10_0.c4456 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_M0); in gfx_v10_0_read_wave_data()
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7127 #define ixSQ_WAVE_M0 … macro
Dgc_9_4_3_offset.h7437 #define ixSQ_WAVE_M0 … macro
Dgc_9_2_1_offset.h7374 #define ixSQ_WAVE_M0 … macro
Dgc_9_4_2_offset.h7674 #define ixSQ_WAVE_M0 … macro
Dgc_9_1_offset.h7335 #define ixSQ_WAVE_M0 … macro
Dgc_11_5_0_offset.h9995 #define ixSQ_WAVE_M0 … macro
Dgc_12_0_0_offset.h11050 #define ixSQ_WAVE_M0 … macro
Dgc_10_1_0_offset.h11222 #define ixSQ_WAVE_M0 … macro
Dgc_11_0_3_offset.h12088 #define ixSQ_WAVE_M0 … macro
Dgc_11_0_0_offset.h11680 #define ixSQ_WAVE_M0 … macro
Dgc_10_3_0_offset.h13459 #define ixSQ_WAVE_M0 … macro