Searched refs:isThumb1 (Results 1 – 4 of 4) sorted by relevance
117 bool isThumb1, isThumb2; member491 assert(isThumb1 && "Can only update base register uses for Thumb1!"); in UpdateBaseRegUses()638 bool SafeToClobberCPSR = !isThumb1 || in CreateLoadStoreMulti()642 bool Writeback = isThumb1; // Thumb1 LDM/STM have base reg writeback. in CreateLoadStoreMulti()647 if (isThumb1 && ContainsReg(Regs, Base)) { in CreateLoadStoreMulti()658 bool haveIBAndDA = isNotVFP && !isThumb2 && !isThumb1; in CreateLoadStoreMulti()664 } else if (Offset == -4 * (int)NumRegs && isNotVFP && !isThumb1) { in CreateLoadStoreMulti()698 NewBase = findFreeReg(isThumb1 ? ARM::tGPRRegClass : ARM::GPRRegClass); in CreateLoadStoreMulti()705 : (isThumb1 && Base == ARM::SP) in CreateLoadStoreMulti()707 : (isThumb1 && Offset < 8) in CreateLoadStoreMulti()[all …]
220 bool isThumb1; member in __anon7d1295ad0111::ARMConstantIslands407 isThumb1 = AFI->isThumb1OnlyFunction(); in runOnMachineFunction()410 bool GenerateTBB = isThumb2 || (isThumb1 && SynthesizeThumb1TBB); in runOnMachineFunction()712 return isThumb1 ? Align(4) : Align(1); in getCPEAlign()714 return isThumb1 ? Align(4) : Align(2); in getCPEAlign()1371 unsigned Delta = isThumb1 ? 2 : 4; in createNewWater()1712 if (!isThumb1) in fixupUnconditionalBr()
1632 bool isThumb1 = Subtarget.isThumb1Only(); in expandMEMCPY() local1640 if (isThumb1 || !MI->getOperand(1).isDead()) { in expandMEMCPY()1643 : isThumb1 ? ARM::tLDMIA_UPD in expandMEMCPY()1650 if (isThumb1 || !MI->getOperand(0).isDead()) { in expandMEMCPY()1653 : isThumb1 ? ARM::tSTMIA_UPD in expandMEMCPY()
12210 bool isThumb1 = Subtarget->isThumb1Only(); in attachMEMCPYScratchRegs() local12227 Register TmpReg = MRI.createVirtualRegister(isThumb1 ? &ARM::tGPRRegClass in attachMEMCPYScratchRegs()