Searched refs:isFP64bit (Results 1 – 15 of 15) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/ |
| D | MipsSubtarget.cpp | 111 if (hasMSA() && !isFP64bit()) in MipsSubtarget() 116 if (isFP64bit() && !hasMips64() && hasMips32() && !hasMips32r2()) in MipsSubtarget() 150 assert(isFP64bit()); in MipsSubtarget()
|
| D | MipsRegisterInfo.cpp | 114 if (Subtarget.isFP64bit()) in getCalleeSavedRegs() 136 if (Subtarget.isFP64bit()) in getCallPreservedMask() 181 if (Subtarget.isFP64bit()) { in getReservedRegs()
|
| D | MipsCallingConv.td | 109 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCAssignToReg<[D0_64, D2_64]>>>, 110 CCIfType<[f64], CCIfSubtargetNot<"isFP64bit()", CCAssignToReg<[D0, D1]>>> 117 CCIfSubtargetNot<"isFP64bit()", CCDelegateTo<CC_MipsO32_FP32>>, 118 CCIfSubtarget<"isFP64bit()", CCDelegateTo<CC_MipsO32_FP64>> 225 CCIfType<[f64], CCIfSubtargetNot<"isFP64bit()", 228 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCIfSubtarget<"useOddSPReg()", 235 CCIfType<[f64], CCIfSubtarget<"isFP64bit()", CCIfSubtarget<"noOddSPReg()",
|
| D | MipsInstructionSelector.cpp | 137 return STI.isFP64bit() ? &Mips::FGR64RegClass : &Mips::AFGR64RegClass; in getRegClassForTypeOnBank() 230 if (STI.isFP64bit()) in selectLoadStoreOpCode() 555 STI.isFP64bit() ? Mips::ExtractElementF64_64 : Mips::ExtractElementF64; in select() 618 STI.isFP64bit() ? Mips::BuildPairF64_64 : Mips::BuildPairF64, in select() 631 : STI.isFP64bit() ? Mips::FABS_D64 : Mips::FABS_D32; in select() 649 Opcode = STI.isFP64bit() ? Mips::TRUNC_W_D64 : Mips::TRUNC_W_D32; in select() 880 : STI.isFP64bit() ? Mips::FCMP_D64 : Mips::FCMP_D32; in select()
|
| D | MipsSubtarget.h | 287 bool isFP64bit() const { return IsFP64bit; } in isFP64bit() function
|
| D | MipsSEFrameLowering.cpp | 315 !Subtarget.isFP64bit()); in expandBuildPairF64() 381 !Subtarget.isFP64bit()); in expandExtractElementF64()
|
| D | MipsSEInstrInfo.cpp | 800 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandExtractElementF64() 854 assert(!(Subtarget.isFP64bit() && !Subtarget.useOddSPReg())); in expandBuildPairF64()
|
| D | MipsSEISelDAGToDAG.cpp | 777 } else if (Subtarget->isFP64bit()) { in trySelect() 965 Opc = (Subtarget->isFP64bit() ? Mips::FABS_D64 : Mips::FABS_D32); in trySelect()
|
| D | MipsFastISel.cpp | 257 UnsupportedFPMode = Subtarget->isFP64bit() || Subtarget->useSoftFloat(); in MipsFastISel() 1156 if (Subtarget->isFP64bit()) in processCallArgs() 1166 if (Subtarget->isFP64bit()) in processCallArgs()
|
| D | MipsSEISelLowering.cpp | 169 if (Subtarget.isFP64bit()) in MipsSETargetLowering() 248 assert(Subtarget.isFP64bit() && "FR=1 is required for MIPS32r6"); in MipsSETargetLowering() 3206 assert(Subtarget.isFP64bit()); in emitCOPY_FD() 3271 assert(Subtarget.isFP64bit()); in emitINSERT_FD() 3466 assert(Subtarget.isFP64bit()); in emitFILL_FD()
|
| D | MipsInstrFPU.td | 65 def IsFP64bit : Predicate<"Subtarget->isFP64bit()">, 67 def NotFP64bit : Predicate<"!Subtarget->isFP64bit()">,
|
| D | MipsAsmPrinter.cpp | 898 if ((ABI.IsO32() && (STI.isABI_FPXX() || STI.isFP64bit())) || in emitStartOfAsmFile()
|
| D | MipsISelLowering.cpp | 4101 VT = (Subtarget.isFP64bit() || !(Reg % 2)) ? MVT::f64 : MVT::f32; in parseRegForInlineAsmConstraint() 4157 if (Subtarget.isFP64bit()) in getRegForInlineAsmConstraint()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsABIFlagsSection.h | 137 CPR1Size = P.isFP64bit() ? Mips::AFL_REG_64 : Mips::AFL_REG_32; in setCPR1SizeFromPredicates() 185 else if (P.isFP64bit()) in setFpAbiFromPredicates()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 586 bool isFP64bit() const { in isFP64bit() function in __anon114dad2e0211::MipsAsmParser
|