Home
last modified time | relevance | path

Searched refs:gfx8 (Results 1 – 10 of 10) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/display/dc/core/
Ddc_debug.c143 plane_state->tiling_info.gfx8.num_banks, in pre_surface_trace()
144 plane_state->tiling_info.gfx8.bank_width, in pre_surface_trace()
145 plane_state->tiling_info.gfx8.bank_width_c, in pre_surface_trace()
146 plane_state->tiling_info.gfx8.bank_height, in pre_surface_trace()
147 plane_state->tiling_info.gfx8.bank_height_c, in pre_surface_trace()
148 plane_state->tiling_info.gfx8.tile_aspect, in pre_surface_trace()
149 plane_state->tiling_info.gfx8.tile_aspect_c, in pre_surface_trace()
150 plane_state->tiling_info.gfx8.tile_split, in pre_surface_trace()
151 plane_state->tiling_info.gfx8.tile_split_c, in pre_surface_trace()
152 plane_state->tiling_info.gfx8.tile_mode, in pre_surface_trace()
[all …]
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dce/
Ddce_mem_input.c103 switch (tiling_info->gfx8.array_mode) { in get_mi_tiling()
451 GRPH_NUM_BANKS, info->gfx8.num_banks, in program_tiling()
452 GRPH_BANK_WIDTH, info->gfx8.bank_width, in program_tiling()
453 GRPH_BANK_HEIGHT, info->gfx8.bank_height, in program_tiling()
454 GRPH_MACRO_TILE_ASPECT, info->gfx8.tile_aspect, in program_tiling()
455 GRPH_TILE_SPLIT, info->gfx8.tile_split, in program_tiling()
456 GRPH_MICRO_TILE_MODE, info->gfx8.tile_mode, in program_tiling()
457 GRPH_PIPE_CONFIG, info->gfx8.pipe_config, in program_tiling()
458 GRPH_ARRAY_MODE, info->gfx8.array_mode, in program_tiling()
468 GRPH_NUM_BANKS, info->gfx8.num_banks, in program_tiling()
[all …]
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dce110/
Ddce110_mem_input_v.c172 set_reg_field_value(value, info->gfx8.num_banks, in program_tiling()
175 set_reg_field_value(value, info->gfx8.bank_width, in program_tiling()
178 set_reg_field_value(value, info->gfx8.bank_height, in program_tiling()
181 set_reg_field_value(value, info->gfx8.tile_aspect, in program_tiling()
184 set_reg_field_value(value, info->gfx8.tile_split, in program_tiling()
187 set_reg_field_value(value, info->gfx8.tile_mode, in program_tiling()
190 set_reg_field_value(value, info->gfx8.pipe_config, in program_tiling()
193 set_reg_field_value(value, info->gfx8.array_mode, in program_tiling()
209 set_reg_field_value(value, info->gfx8.bank_width_c, in program_tiling()
212 set_reg_field_value(value, info->gfx8.bank_height_c, in program_tiling()
[all …]
/openbsd/src/sys/dev/pci/drm/amd/display/amdgpu_dm/
Damdgpu_dm_plane.c193 tiling_info->gfx8.num_banks = num_banks; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
194 tiling_info->gfx8.array_mode = in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
196 tiling_info->gfx8.tile_split = tile_split; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
197 tiling_info->gfx8.bank_width = bankw; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
198 tiling_info->gfx8.bank_height = bankh; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
199 tiling_info->gfx8.tile_aspect = mtaspect; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
200 tiling_info->gfx8.tile_mode = in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
204 tiling_info->gfx8.array_mode = DC_ARRAY_1D_TILED_THIN1; in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
207 tiling_info->gfx8.pipe_config = in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
Damdgpu_dm.c7318 dc_plane_state->tiling_info.gfx8.array_mode = DC_ARRAY_LINEAR_GENERAL; in dm_validate_stream_and_context()
/openbsd/src/gnu/llvm/clang/include/clang/Basic/
DBuiltinsAMDGPU.def207 TARGET_BUILTIN(__builtin_amdgcn_s_dcache_wb, "v", "n", "gfx8-insts")
208 TARGET_BUILTIN(__builtin_amdgcn_perm, "UiUiUiUi", "nc", "gfx8-insts")
227 TARGET_BUILTIN(__builtin_amdgcn_ds_atomic_fadd_f32, "ff*3f", "t", "gfx8-insts")
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dce60/
Ddce60_hw_sequencer.c105 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in dce60_should_enable_fbc()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/
Ddc_hw_types.h406 } gfx8; member
/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DAMDGPU.td310 def FeatureGFX8Insts : SubtargetFeature<"gfx8-insts",
352 def FeatureGFX7GFX8GFX9Insts : SubtargetFeature<"gfx7-gfx8-gfx9-insts",
DMIMGInstructions.td12 // - MIMGEncGfx6: encoding introduced with gfx6 (obsoleted for atomics in gfx8)
13 // - MIMGEncGfx8: encoding introduced with gfx8 for atomics