Home
last modified time | relevance | path

Searched refs:getSubRegIndexLaneMask (Results 1 – 25 of 30) sorted by relevance

12

/openbsd/src/gnu/llvm/llvm/lib/CodeGen/
DDetectDeadLanes.cpp251 MO1UsedLanes = UsedLanes & ~TRI->getSubRegIndexLaneMask(SubIdx); in transferUsedLanes()
312 DefinedLanes &= TRI->getSubRegIndexLaneMask(SubIdx); in transferDefinedLanes()
319 DefinedLanes &= TRI->getSubRegIndexLaneMask(SubIdx); in transferDefinedLanes()
323 DefinedLanes &= ~TRI->getSubRegIndexLaneMask(SubIdx); in transferDefinedLanes()
447 UsedLanes |= TRI->getSubRegIndexLaneMask(SubReg); in determineInitialUsedLanes()
455 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(SubReg); in isUndefRegAtInput()
DLiveIntervalCalc.cpp61 LaneBitmask SubMask = SubReg != 0 ? TRI.getSubRegIndexLaneMask(SubReg) in calculate()
161 LaneBitmask SLM = TRI.getSubRegIndexLaneMask(SubReg); in extendToUses()
DTargetRegisterInfo.cpp535 LaneBitmask SubRegMask = getSubRegIndexLaneMask(Idx); in getCoveringSubRegIndexes()
562 LaneBitmask LanesLeft = LaneMask & ~getSubRegIndexLaneMask(BestIdx); in getCoveringSubRegIndexes()
567 LaneBitmask SubRegMask = getSubRegIndexLaneMask(Idx); in getCoveringSubRegIndexes()
593 LanesLeft &= ~getSubRegIndexLaneMask(BestIdx); in getCoveringSubRegIndexes()
DLiveRangeEdit.cpp141 LaneBitmask LM = SubReg ? TRI->getSubRegIndexLaneMask(SubReg) in allUsesAvailableAt()
276 LaneBitmask LaneMask = TRI.getSubRegIndexLaneMask(SubReg); in useIsKill()
405 Alloc, TRI->getSubRegIndexLaneMask(DestSubReg)); in eliminateDeadDef()
DRenameIndependentSubregs.cpp183 LaneBitmask LaneMask = TRI.getSubRegIndexLaneMask(SubRegIdx); in findComponents()
227 LaneBitmask LaneMask = TRI.getSubRegIndexLaneMask(SubRegIdx); in rewriteOperands()
DRegisterCoalescer.cpp1495 LaneBitmask DstMask = TRI->getSubRegIndexLaneMask(NewIdx); in reMaterializeTrivialDef()
1631 LaneBitmask SrcMask = TRI->getSubRegIndexLaneMask(SrcSubIdx); in eliminateUndefCopy()
1672 LaneBitmask DstMask = TRI->getSubRegIndexLaneMask(DstSubIdx); in eliminateUndefCopy()
1691 LaneBitmask UseMask = TRI->getSubRegIndexLaneMask(MO.getSubReg()); in eliminateUndefCopy()
1726 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(SubRegIdx); in addUndefFlag()
1809 LaneBitmask UsedLanes = TRI->getSubRegIndexLaneMask(SubIdx); in updateRegDefsUses()
1883 LaneBitmask SubRegMask = TRI->getSubRegIndexLaneMask(SubRegIdx); in setUndefOnPrunedSubRegUses()
2575 L |= TRI->getSubRegIndexLaneMask( in computeWriteLanes()
2675 : TRI->getSubRegIndexLaneMask(SubIdx); in analyzeValue()
2875 if ((TRI->getSubRegIndexLaneMask(Other.SubIdx) & ~V.WriteLanes).none()) in analyzeValue()
[all …]
DLiveIntervals.cpp566 LaneBitmask LaneMask = TRI->getSubRegIndexLaneMask(SubReg); in shrinkToUses()
784 LaneBitmask UseMask = SubReg ? TRI->getSubRegIndexLaneMask(SubReg) in addKillFlags()
1026 LaneBitmask LaneMask = SubReg ? TRI.getSubRegIndexLaneMask(SubReg) in updateAllRanges()
1043 LaneBitmask LaneMask = SubReg ? TRI.getSubRegIndexLaneMask(SubReg) in updateAllRanges()
1459 && (TRI.getSubRegIndexLaneMask(SubReg) & LaneMask).none()) in findLastUseBefore()
1593 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(SubReg); in repairOldRegInRange()
DLivePhysRegs.cpp167 if ((Mask & TRI->getSubRegIndexLaneMask(SI)).any()) in addBlockLiveIns()
DRDFRegisters.cpp187 LaneBitmask SM = TRI.getSubRegIndexLaneMask(SI.getSubRegIndex()); in aliasRM()
DLiveInterval.cpp895 LaneBitmask OrigMask = TRI.getSubRegIndexLaneMask(MOI->getSubReg()); in stripValuesNotDefiningMask()
975 LaneBitmask DefMask = TRI.getSubRegIndexLaneMask(SubReg); in computeSubRangeUndefs()
DVirtRegMap.cpp398 LaneBitmask UseMask = TRI->getSubRegIndexLaneMask(SubRegIdx); in readsUndefSubreg()
DRegisterPressure.cpp556 ? TRI.getSubRegIndexLaneMask(SubRegIdx) in pushRegLanes()
1235 LaneBitmask UseMask = TRI.getSubRegIndexLaneMask(SubRegIdx); in findUseBetween()
DPeepholeOptimizer.cpp1981 !(TRI->getSubRegIndexLaneMask(DefSubReg) & in getNextSourceFromInsertSubreg()
1982 TRI->getSubRegIndexLaneMask(InsertedReg.SubIdx)).none()) in getNextSourceFromInsertSubreg()
DMachineVerifier.cpp2445 ? TRI->getSubRegIndexLaneMask(SubRegIdx) in checkLiveness()
2537 ? TRI->getSubRegIndexLaneMask(SubRegIdx) in checkLiveness()
3026 (TRI->getSubRegIndexLaneMask(MOI->getSubReg()) & LaneMask).none()) in verifyLiveRangeValue()
3162 LaneBitmask SLM = Sub != 0 ? TRI->getSubRegIndexLaneMask(Sub) in verifyLiveRangeSegment()
DTwoAddressInstructionPass.cpp1579 RemainingUses |= TRI->getSubRegIndexLaneMask(MO.getSubReg()); in processTiedPairs()
1852 TRI->getSubRegIndexLaneMask(mi->getOperand(0).getSubReg()); in runOnMachineFunction()
/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DSIFormMemoryClauses.cpp178 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(MO.getSubReg()); in canBundle()
228 ? TRI->getSubRegIndexLaneMask(MO.getSubReg()) in collectRegUses()
DGCNRegPressure.cpp167 MRI.getTargetRegisterInfo()->getSubRegIndexLaneMask(MO.getSubReg()); in getDefRegMask()
176 return MRI.getTargetRegisterInfo()->getSubRegIndexLaneMask(SubReg); in getUsedRegMask()
DSIRegisterInfo.h375 return getNumCoveredRegs(getSubRegIndexLaneMask(SubReg)); in getNumChannelsFromSubReg()
DSIShrinkInstructions.cpp564 LaneBitmask Overlap = TRI->getSubRegIndexLaneMask(SubReg) & in instAccessReg()
565 TRI->getSubRegIndexLaneMask(MO.getSubReg()); in instAccessReg()
DSIRegisterInfo.cpp323 assert(getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() == 3 && in SIRegisterInfo()
324 getSubRegIndexLaneMask(AMDGPU::sub31).getAsInteger() == (3ULL << 62) && in SIRegisterInfo()
325 (getSubRegIndexLaneMask(AMDGPU::lo16) | in SIRegisterInfo()
326 getSubRegIndexLaneMask(AMDGPU::hi16)).getAsInteger() == in SIRegisterInfo()
327 getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() && in SIRegisterInfo()
3069 LaneBitmask SubLanes = SubReg ? getSubRegIndexLaneMask(SubReg) in findReachingDef()
DSIOptimizeExecMaskingPreRA.cpp247 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(CC->getSubReg()); in optimizeVcndVcmpPair()
DSIWholeQuadMode.cpp328 SubReg ? TRI->getSubRegIndexLaneMask(SubReg) in markDefs()
390 : TRI->getSubRegIndexLaneMask(Op.getSubReg()); in markDefs()
/openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/
DRDFCopy.cpp127 if (RR.Mask == TRI.getSubRegIndexLaneMask(S.getSubRegIndex())) in run()
DHexagonBlockRanges.cpp246 if ((I.LaneMask & TRI.getSubRegIndexLaneMask(SI)).any()) in getLiveIns()
/openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/
DTargetRegisterInfo.h380 LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const { in getSubRegIndexLaneMask() function

12