Home
last modified time | relevance | path

Searched refs:getAllocatableClass (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp133 RC = TRI->getAllocatableClass( in EmitCopyFromReg()
206 TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF)); in CreateVirtualRegisters()
329 OpRC = TRI->getAllocatableClass(OpRC); in AddRegisterOperand()
388 II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF)) in AddOperand()
616 TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx)); in EmitCopyToRegClassNode()
634 Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC)); in EmitRegSequence()
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp195 TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const { in getAllocatableClass() function in TargetRegisterInfo
261 const TargetRegisterClass *SubClass = getAllocatableClass(RC); in getAllocatableSet()
DTwoAddressInstructionPass.cpp1304 TRI->getAllocatableClass( in tryInstructionTransform()
/openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/
DTargetRegisterInfo.h345 getAllocatableClass(const TargetRegisterClass *RC) const;
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/
DUtils.cpp129 OpRC = TRI.getAllocatableClass(OpRC); in constrainOperandRegClass()
/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.cpp3022 return getAllocatableClass(RC); in getConstrainedRegClassForOperand()