Home
last modified time | relevance | path

Searched refs:dummy_pstate_latency_us (Results 1 – 5 of 5) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/dcn30/
Ddcn30_fpu.c168 .dummy_pstate_latency_us = 5,
488 dc->clk_mgr->bw_params->dummy_pstate_table[0].dummy_pstate_latency_us; in dcn30_fpu_calculate_wm_and_dlg()
509 dc->clk_mgr->bw_params->dummy_pstate_table[dummy_latency_index].dummy_pstate_latency_us; in dcn30_fpu_calculate_wm_and_dlg()
708 dc->clk_mgr->bw_params->dummy_pstate_table[dummy_latency_index].dummy_pstate_latency_us; in dcn30_find_dummy_latency_index_for_fw_based_mclk_switch()
775 base->bw_params->dummy_pstate_table[0].dummy_pstate_latency_us = 38; in dcn3_fpu_build_wm_range_table()
777 base->bw_params->dummy_pstate_table[1].dummy_pstate_latency_us = 9; in dcn3_fpu_build_wm_range_table()
779 base->bw_params->dummy_pstate_table[2].dummy_pstate_latency_us = 8; in dcn3_fpu_build_wm_range_table()
781 base->bw_params->dummy_pstate_table[3].dummy_pstate_latency_us = 5; in dcn3_fpu_build_wm_range_table()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/inc/hw/
Dclk_mgr.h245 unsigned int dummy_pstate_latency_us; member
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/
Ddisplay_mode_structs.h236 double dummy_pstate_latency_us; member
Ddisplay_mode_vba.c359 mode_lib->vba.DummyPStateCheck = soc->dram_clock_change_latency_us == soc->dummy_pstate_latency_us; in fetch_socbb_params()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dml/dcn20/
Ddcn20_fpu.c324 .dummy_pstate_latency_us = 5.0,
435 .dummy_pstate_latency_us = 5.0,
2021 if ((int)(bb->dummy_pstate_latency_us * 1000) in dcn20_patch_bounding_box()
2024 bb->dummy_pstate_latency_us = in dcn20_patch_bounding_box()
2106 if (context->bw_ctx.dml.soc.dummy_pstate_latency_us == 0 || in dcn20_validate_bandwidth_fp()
2113 …ext->bw_ctx.dml.soc.dram_clock_change_latency_us = context->bw_ctx.dml.soc.dummy_pstate_latency_us; in dcn20_validate_bandwidth_fp()