Home
last modified time | relevance | path

Searched refs:divsel (Results 1 – 2 of 2) sorted by relevance

/openbsd/src/sys/dev/pci/drm/i915/display/
Dintel_pch_refclk.c123 u32 divsel, phaseinc, auxdiv, phasedir, desired_divisor; member
153 p->divsel = (p->desired_divisor / p->iclk_pi_range) - 2; in lpt_compute_iclkip()
160 if (p->divsel <= 0x7f) in lpt_compute_iclkip()
189 drm_WARN_ON(&dev_priv->drm, SBI_SSCDIVINTPHASE_DIVSEL(p.divsel) & in lpt_program_iclkip()
196 clock, p.auxdiv, p.divsel, p.phasedir, p.phaseinc); in lpt_program_iclkip()
203 temp |= SBI_SSCDIVINTPHASE_DIVSEL(p.divsel); in lpt_program_iclkip()
248 p.divsel = (temp & SBI_SSCDIVINTPHASE_DIVSEL_MASK) >> in lpt_get_iclkip()
259 p.desired_divisor = (p.divsel + 2) * p.iclk_pi_range + p.phaseinc; in lpt_get_iclkip()
/openbsd/src/sys/dev/fdt/
Dqcpwm.c187 int clksel, divsel, exp; in qcpwm_set_state() local
217 divsel = j; in qcpwm_set_state()
230 (NS_PER_S * qcpwm_pre_divs[divsel] * (1 << exp)); in qcpwm_set_state()
251 divsel << PWM_PREDIV_CLK_PREDIV_SHIFT | in qcpwm_set_state()