Home
last modified time | relevance | path

Searched refs:dev_inst (Results 1 – 5 of 5) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Daqua_vanjaram.c225 int8_t dev_inst; in aqua_vanjaram_logical_to_dev_inst() local
232 dev_inst = adev->ip_map.dev_inst[block][inst]; in aqua_vanjaram_logical_to_dev_inst()
237 dev_inst = inst; in aqua_vanjaram_logical_to_dev_inst()
241 return dev_inst; in aqua_vanjaram_logical_to_dev_inst()
249 int8_t log_inst, dev_inst; in aqua_vanjaram_logical_to_dev_mask() local
253 dev_inst = aqua_vanjaram_logical_to_dev_inst(adev, block, log_inst); in aqua_vanjaram_logical_to_dev_mask()
254 dev_mask |= (1 << dev_inst); in aqua_vanjaram_logical_to_dev_mask()
269 adev->ip_map.dev_inst[ip_block][l++] = i; in aqua_vanjaram_populate_ip_map()
273 adev->ip_map.dev_inst[ip_block][l] = -1; in aqua_vanjaram_populate_ip_map()
Dnbio_v7_9.c81 int aid_id, dev_inst; in nbio_v7_9_sdma_doorbell_range() local
83 dev_inst = GET_INST(SDMA0, instance); in nbio_v7_9_sdma_doorbell_range()
102 switch (dev_inst % adev->sdma.num_inst_per_aid) { in nbio_v7_9_sdma_doorbell_range()
Dsdma_v4_4_2.c112 u32 dev_inst = GET_INST(SDMA0, instance); in sdma_v4_4_2_get_reg_offset() local
114 return (adev->reg_offset[SDMA0_HWIP][dev_inst][0] + offset); in sdma_v4_4_2_get_reg_offset()
1986 int i, dev_inst; in sdma_v4_4_2_set_ring_funcs() local
1997 dev_inst = GET_INST(SDMA0, i); in sdma_v4_4_2_set_ring_funcs()
2000 dev_inst / adev->sdma.num_inst_per_aid; in sdma_v4_4_2_set_ring_funcs()
Dgfx_v9_4_3.c346 int i, num_xcc, dev_inst; in gfx_v9_4_3_init_golden_registers() local
350 dev_inst = GET_INST(GC, i); in gfx_v9_4_3_init_golden_registers()
352 WREG32_SOC15(GC, dev_inst, regGB_ADDR_CONFIG, in gfx_v9_4_3_init_golden_registers()
356 WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL1, in gfx_v9_4_3_init_golden_registers()
359 WREG32_FIELD15_PREREG(GC, dev_inst, TCP_UTCL1_CNTL2, in gfx_v9_4_3_init_golden_registers()
Damdgpu.h752 uint32_t dev_inst[MAX_HWIP][HWIP_MAX_INSTANCE]; member