| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/ |
| D | Mips16ISelDAGToDAG.cpp | 196 case ISD::UMUL_LOHI: { in trySelect()
197 MultOpc = (Opcode == ISD::UMUL_LOHI ? Mips::MultuRxRy16 : Mips::MultRxRy16); in trySelect()
|
| D | MipsSEISelLowering.cpp | 177 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Custom); in MipsSETargetLowering()
188 setOperationAction(ISD::UMUL_LOHI, MVT::i64, Custom); in MipsSETargetLowering()
224 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Expand); in MipsSETargetLowering()
271 setOperationAction(ISD::UMUL_LOHI, MVT::i64, Expand); in MipsSETargetLowering()
448 case ISD::UMUL_LOHI: return lowerMulDiv(Op, MipsISD::Multu, true, true, DAG); in LowerOperation()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Sparc/ |
| D | README.txt | 9 * Add support for isel'ing UMUL_LOHI instead of marking it as Expand.
|
| D | SparcISelLowering.cpp | 1803 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Expand); in SparcTargetLowering()
1817 setOperationAction(ISD::UMUL_LOHI, MVT::i64, Expand); in SparcTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 251 UMUL_LOHI, enumerator
|
| D | TargetLowering.h | 2675 case ISD::UMUL_LOHI: in isCommutativeBinOp()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AVR/ |
| D | AVRISelDAGToDAG.cpp | 567 case ISD::UMUL_LOHI: in trySelect()
|
| D | AVRISelLowering.cpp | 174 setOperationAction(ISD::UMUL_LOHI, MVT::i16, Expand); in AVRTargetLowering()
180 setOperationAction(ISD::UMUL_LOHI, MVT::i8, Expand); in AVRTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.h | 94 UMUL_LOHI, enumerator
|
| D | SystemZOperators.td | 272 def z_umul_lohi : SDNode<"SystemZISD::UMUL_LOHI", SDT_ZGR128Binary>;
|
| D | SystemZISelLowering.cpp | 215 setOperationAction(ISD::UMUL_LOHI, VT, Custom); in SystemZTargetLowering()
3829 lowerGR128Binary(DAG, DL, VT, SystemZISD::UMUL_LOHI, in lowerSMUL_LOHI()
3853 lowerGR128Binary(DAG, DL, VT, SystemZISD::UMUL_LOHI, in lowerUMUL_LOHI()
5731 case ISD::UMUL_LOHI: in LowerOperation()
5931 OPCODE(UMUL_LOHI); in getTargetNodeName()
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 3346 Node->getOpcode() == ISD::MULHU ? ISD::UMUL_LOHI : ISD::SMUL_LOHI; in ExpandNode()
3355 case ISD::UMUL_LOHI: in ExpandNode()
3361 Node->getOpcode() == ISD::UMUL_LOHI ? ISD::MULHU : ISD::MULHS; in ExpandNode()
3397 bool HasUMUL_LOHI = TLI.isOperationLegalOrCustom(ISD::UMUL_LOHI, VT); in ExpandNode()
3404 OpToUse = ISD::UMUL_LOHI; in ExpandNode()
3408 OpToUse = ISD::UMUL_LOHI; in ExpandNode()
4634 case ISD::UMUL_LOHI: in PromoteNode()
4637 unsigned ExtOp = Node->getOpcode() == ISD::UMUL_LOHI ? ISD::ZERO_EXTEND in PromoteNode()
|
| D | SelectionDAGDumper.cpp | 249 case ISD::UMUL_LOHI: return "umul_lohi"; in getOperationName()
|
| D | TargetLowering.cpp | 6141 if (isOperationLegalOrCustom(ISD::UMUL_LOHI, VT, IsAfterLegalization)) { in BuildUDIV()
6143 DAG.getNode(ISD::UMUL_LOHI, dl, DAG.getVTList(VT, VT), X, Y); in BuildUDIV()
7078 assert(Opcode == ISD::MUL || Opcode == ISD::UMUL_LOHI || in expandMUL_LOHI()
7088 isOperationLegalOrCustom(ISD::UMUL_LOHI, HiLoVT); in expandMUL_LOHI()
7104 Lo = DAG.getNode(Signed ? ISD::SMUL_LOHI : ISD::UMUL_LOHI, dl, VTs, L, R); in expandMUL_LOHI()
7316 !isOperationLegalOrCustom(ISD::UMUL_LOHI, HiLoVT)) in expandDIVREMByConstant()
9717 unsigned LoHiOp = Signed ? ISD::SMUL_LOHI : ISD::UMUL_LOHI; in expandFixedPointMul()
10001 { { ISD::MULHU, ISD::UMUL_LOHI, ISD::ZERO_EXTEND }, in expandMULO()
|
| D | LegalizeVectorOps.cpp | 397 case ISD::UMUL_LOHI: in LegalizeOp()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLoweringHVX.cpp | 337 setOperationAction(ISD::UMUL_LOHI, WordV, Custom); in initializeHVXLowering()
489 case HexagonISD::UMUL_LOHI: in getCustomHvxOperationAction()
1911 return DAG.getNode(HexagonISD::UMUL_LOHI, dl, ResTys, {Vs, Vt}).getValue(1); in LowerHvxMulh()
2154 return Swap(DAG.getNode(HexagonISD::UMUL_LOHI, dl, Op->getVTList(), in LowerHvxIntrinsic()
3223 case ISD::UMUL_LOHI: return LowerHvxMulLoHi(Op, DAG); in LowerHvxOperation()
3240 case HexagonISD::UMUL_LOHI: in LowerHvxOperation()
|
| D | HexagonISelLowering.h | 65 UMUL_LOHI, // Same as ISD::UMUL_LOHI, but opaque to the combiner. enumerator
|
| D | HexagonISelLowering.cpp | 1583 ISD::SMUL_LOHI, ISD::UMUL_LOHI}) { in HexagonTargetLowering()
1628 ISD::UADDO, ISD::SSUBO, ISD::USUBO, ISD::SMUL_LOHI, ISD::UMUL_LOHI, in HexagonTargetLowering()
1912 case HexagonISD::UMUL_LOHI: return "HexagonISD::UMUL_LOHI"; in getTargetNodeName()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 97 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Custom); in XCoreTargetLowering()
208 case ISD::UMUL_LOHI: return LowerUMUL_LOHI(Op, DAG); in LowerOperation()
555 assert(Op.getValueType() == MVT::i32 && Op.getOpcode() == ISD::UMUL_LOHI && in LowerUMUL_LOHI()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 125 setOperationAction(ISD::UMUL_LOHI, MVT::i8, Promote); in MSP430TargetLowering()
130 setOperationAction(ISD::UMUL_LOHI, MVT::i16, Expand); in MSP430TargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 108 setOperationAction(ISD::UMUL_LOHI, VT, Expand); in BPFTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 390 setOperationAction({ISD::SMUL_LOHI, ISD::UMUL_LOHI}, VT, Expand); in AMDGPUTargetLowering()
433 ISD::UMUL_LOHI, ISD::SDIVREM, ISD::UDIVREM, in AMDGPUTargetLowering()
534 ISD::SMUL_LOHI, ISD::UMUL_LOHI, in AMDGPUTargetLowering()
4162 case ISD::UMUL_LOHI: in PerformDAGCombine()
|
| D | AMDGPUISelDAGToDAG.cpp | 648 case ISD::UMUL_LOHI: in Select()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Lanai/ |
| D | LanaiISelLowering.cpp | 116 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Expand); in LanaiTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 143 {ISD::BSWAP, ISD::SMUL_LOHI, ISD::UMUL_LOHI, ISD::MULHS, ISD::MULHU, in WebAssemblyTargetLowering()
|