| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/ |
| D | EarlyIfConversion.cpp | 113 unsigned TReg = 0, FReg = 0; member
521 PI.TReg = PI.PHI->getOperand(i).getReg(); in canConvertIf()
525 assert(Register::isVirtualRegister(PI.TReg) && "Bad PHI"); in canConvertIf()
530 PI.TReg, PI.FReg, PI.CondCycles, PI.TCycles, in canConvertIf()
566 const TargetInstrInfo *TII, Register TReg, in hasSameValue() argument
568 if (TReg == FReg) in hasSameValue()
571 if (!TReg.isVirtual() || !FReg.isVirtual()) in hasSameValue()
574 const MachineInstr *TDef = MRI.getUniqueVRegDef(TReg); in hasSameValue()
602 int TIdx = TDef->findRegisterDefOperandIdx(TReg); in hasSameValue()
624 if (hasSameValue(*MRI, TII, PI.TReg, PI.FReg)) { in replacePHIInstrs()
[all …]
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/VE/ |
| D | VEISelLowering.cpp | 2570 Register TReg = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local
2576 BuildMI(DispContBB, DL, TII->get(VE::LDrri), TReg) in emitSjLjDispatchBlock()
2581 .addReg(TReg, getKillRegState(true)) in emitSjLjDispatchBlock()
2596 Register TReg = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local
2609 BuildMI(DispContBB, DL, TII->get(VE::ADDSLrr), TReg) in emitSjLjDispatchBlock()
2613 .addReg(TReg, getKillRegState(true)) in emitSjLjDispatchBlock()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/ |
| D | SystemZInstrInfo.cpp | 593 Register TReg = MRI.createVirtualRegister(&SystemZ::GR32BitRegClass); in insertSelect() local
595 BuildMI(MBB, I, DL, get(TargetOpcode::COPY), TReg).addReg(TrueReg); in insertSelect()
597 TrueReg = TReg; in insertSelect()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARM/ |
| D | ARMAsmPrinter.cpp | 1428 Register TReg = MI->getOperand(0).getReg(); in emitInstruction() local
1431 if (TIP.first == TReg) { in emitInstruction()
1439 ThumbIndirectPads.push_back(std::make_pair(TReg, TRegSym)); in emitInstruction()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 4904 unsigned TReg = Inst.getOperand(2).getReg(); in expandRotation() local
4918 TOut.emitRRR(Mips::SUBu, TmpReg, Mips::ZERO, TReg, Inst.getLoc(), STI); in expandRotation()
4924 TOut.emitRRR(Mips::ROTRV, DReg, SReg, TReg, Inst.getLoc(), STI); in expandRotation()
4949 TOut.emitRRR(Mips::SUBu, ATReg, Mips::ZERO, TReg, Inst.getLoc(), STI); in expandRotation()
4951 TOut.emitRRR(SecondShift, DReg, SReg, TReg, Inst.getLoc(), STI); in expandRotation()
5029 unsigned TReg = Inst.getOperand(2).getReg(); in expandDRotation() local
5043 TOut.emitRRR(Mips::DSUBu, TmpReg, Mips::ZERO, TReg, Inst.getLoc(), STI); in expandDRotation()
5049 TOut.emitRRR(Mips::DROTRV, DReg, SReg, TReg, Inst.getLoc(), STI); in expandDRotation()
5074 TOut.emitRRR(Mips::DSUBu, ATReg, Mips::ZERO, TReg, Inst.getLoc(), STI); in expandDRotation()
5076 TOut.emitRRR(SecondShift, DReg, SReg, TReg, Inst.getLoc(), STI); in expandDRotation()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86ISelDAGToDAG.cpp | 4933 SDValue TReg = getI8Imm(TIndex, dl); in Select() local
4942 SDValue Ops[] = { Base, Scale, Index, Disp, Segment, TReg, Chain }; in Select()
4945 SDValue Ops[] = { TReg, Base, Scale, Index, Disp, Segment, Chain }; in Select()
|
| D | X86ISelLowering.cpp | 37141 Register TReg = MRI->createVirtualRegister(&X86::GR64RegClass); in EmitSjLjDispatchBlock() local
37153 BuildMI(DispContBB, DL, TII->get(X86::ADD64rr), TReg) in EmitSjLjDispatchBlock()
37157 BuildMI(DispContBB, DL, TII->get(X86::JMP64r)).addReg(TReg); in EmitSjLjDispatchBlock()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| D | AArch64InstructionSelector.cpp | 3381 const Register TReg = Sel.getTrueReg(); in select() local
3393 if (!emitSelect(Sel.getReg(0), TReg, FReg, AArch64CC::NE, MIB)) in select()
|