Searched refs:SubOp1 (Results 1 – 3 of 3) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/lib/Transforms/AggressiveInstCombine/ |
| D | AggressiveInstCombine.cpp | 320 Value *Root, *SubOp1; in tryToRecognizePopCount() local
322 if (match(AndOp0, m_Sub(m_Value(Root), m_Value(SubOp1))) && in tryToRecognizePopCount()
323 match(SubOp1, m_And(m_LShr(m_Specific(Root), m_SpecificInt(1)), in tryToRecognizePopCount()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 17448 SDValue SubOp1 = Sub.getOperand(1); in combineTRUNCATE() local
17450 (SubOp1.getOpcode() == ISD::ZERO_EXTEND)) { in combineTRUNCATE()
17452 SubOp1.getOperand(0), in combineTRUNCATE()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 45704 SDValue SubOp1 = DAG.getNode(ISD::XOR, DL, MaskVT, V, Mask); in combineLogicBlendIntoConditionalNegate() local
45718 std::swap(SubOp1, SubOp2); in combineLogicBlendIntoConditionalNegate()
45720 SDValue Res = DAG.getNode(ISD::SUB, DL, MaskVT, SubOp1, SubOp2); in combineLogicBlendIntoConditionalNegate()
|