Home
last modified time | relevance | path

Searched refs:SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT (Results 1 – 15 of 15) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h7659 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT 0x0000000a macro
Dgfx_7_2_sh_mask.h9202 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT 0xa macro
Dgfx_8_0_sh_mask.h10922 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT 0xa macro
Dgfx_8_1_sh_mask.h11320 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT 0xa macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h21618 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_9_4_3_sh_mask.h25087 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_9_1_sh_mask.h22925 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_9_2_1_sh_mask.h22892 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_9_4_2_sh_mask.h16707 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_11_5_0_sh_mask.h27665 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_11_0_0_sh_mask.h31816 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_12_0_0_sh_mask.h35815 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_11_0_3_sh_mask.h34314 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_10_1_0_sh_mask.h31563 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro
Dgc_10_3_0_sh_mask.h29931 #define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT … macro