Home
last modified time | relevance | path

Searched refs:SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK (Results 1 – 14 of 14) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h11111 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x3f macro
Dgfx_8_0_sh_mask.h12837 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x3f macro
Dgfx_8_1_sh_mask.h13235 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK 0x3f macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h4530 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_9_4_3_sh_mask.h4854 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_9_1_sh_mask.h4002 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_9_2_1_sh_mask.h3908 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_9_4_2_sh_mask.h24841 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_11_5_0_sh_mask.h4619 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_11_0_0_sh_mask.h7495 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_12_0_0_sh_mask.h25093 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_11_0_3_sh_mask.h9056 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_10_1_0_sh_mask.h8772 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro
Dgc_10_3_0_sh_mask.h9063 #define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK macro