Home
last modified time | relevance | path

Searched refs:SDMA1_QUEUE2_MIDCMD_DATA0__DATA0__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_sh_mask.h4057 #define SDMA1_QUEUE2_MIDCMD_DATA0__DATA0__SHIFT … macro
Dgc_12_0_0_sh_mask.h4420 #define SDMA1_QUEUE2_MIDCMD_DATA0__DATA0__SHIFT … macro
Dgc_11_0_3_sh_mask.h4173 #define SDMA1_QUEUE2_MIDCMD_DATA0__DATA0__SHIFT … macro