Home
last modified time | relevance | path

Searched refs:SDMA1_QUEUE0_MIDCMD_DATA3__DATA3__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_sh_mask.h3672 #define SDMA1_QUEUE0_MIDCMD_DATA3__DATA3__SHIFT … macro
Dgc_12_0_0_sh_mask.h3971 #define SDMA1_QUEUE0_MIDCMD_DATA3__DATA3__SHIFT … macro
Dgc_11_0_3_sh_mask.h3784 #define SDMA1_QUEUE0_MIDCMD_DATA3__DATA3__SHIFT … macro